Jove
Visualize
Contact Us
JoVE
x logofacebook logolinkedin logoyoutube logo
ABOUT JoVE
OverviewLeadershipBlogJoVE Help Center
AUTHORS
Publishing ProcessEditorial BoardScope & PoliciesPeer ReviewFAQSubmit
LIBRARIANS
TestimonialsSubscriptionsAccessResourcesLibrary Advisory BoardFAQ
RESEARCH
JoVE JournalMethods CollectionsJoVE Encyclopedia of ExperimentsArchive
EDUCATION
JoVE CoreJoVE BusinessJoVE Science EducationJoVE Lab ManualFaculty Resource CenterFaculty Site
Terms & Conditions of Use
Privacy Policy
Policies

Related Concept Videos

MOS Capacitor01:25

MOS Capacitor

1.8K
A Metal-Oxide-Semiconductor (MOS) capacitor is a fundamental structure used extensively in semiconductor device technology, particularly in the fabrication of integrated circuits and MOSFETs (metal-oxide-semiconductor field-effect transistors). The MOS capacitor consists of three layers: a metal gate, a dielectric oxide, and a semiconductor substrate.
The metal gate is typically made from highly conductive materials such as aluminum or polysilicon. Beneath the metal gate lies a thin layer of...
1.8K
MOSFET: Enhancement Mode01:22

MOSFET: Enhancement Mode

1.0K
Enhancement-mode MOSFETs are pivotal components in electronics, distinguished by their capacity to act as highly efficient switches. They are part of the larger family of metal-oxide Semiconductor Field-Effect Transistors (MOSFETs). They are available in two types: p-channel and n-channel, each tailored to specific polarity operations.
In their basic form, enhancement-mode MOSFETs are typically non-conductive when the gate-source voltage (Vgs) is zero. This default 'off' state means no...
1.0K
MOSFET01:16

MOSFET

1.6K
The Metal-Oxide-Semiconductor Field-Effect Transistor (MOSFET) plays a pivotal role in modern electronics thanks to its versatility and efficiency in controlling electrical currents. This device, also known as IGFET, MISFET, and MOSFET, has three main terminals: the Source, Drain, and Gate. MOSFETs are classified into n-channel or p-channel types based on the doping characteristics of their substrate and the source or drain regions.
In an n-MOSFET, the structure includes n-type source and drain...
1.6K
Metal-Semiconductor Junctions01:24

Metal-Semiconductor Junctions

1.3K
The contact of metal and semiconductor can lead to the formation of a junction with either Schottky or Ohmic behavior.
Schottky Barriers
Schottky barriers arise when a metal with a work function (Φm) contacts a semiconductor with a different work function (Φs). Initially, electrons transfer until the Fermi levels of the metal and semiconductor align at equilibrium. For instance, if Φm > Φs, the semiconductor Fermi level is higher than the metal's before contact. The...
1.3K
Types of Semiconductors01:20

Types of Semiconductors

1.8K
Intrinsic semiconductors are highly pure materials with no impurities. At absolute zero, these semiconductors behave as perfect insulators because all the valence electrons are bound, and the conduction band is empty, disallowing electrical conduction. The Fermi level is a concept used to describe the probability of occupancy of energy levels by electrons at thermal equilibrium. In intrinsic semiconductors, the Fermi level is positioned at the midpoint of the energy gap at absolute zero. When...
1.8K
Schottky Barrier Diode01:27

Schottky Barrier Diode

1.3K
Schottky barrier diodes are specialized semiconductor devices characterized by their unique construction. This construction involves combining a metal layer with a moderately doped n-type semiconductor material. This combination leads to the formation of a Schottky barrier, a pivotal element that defines the diode's operational characteristics. The core functionality of Schottky barrier diodes is their capacity to allow current to flow in only one direction due to their distinctive...
1.3K

You might also read

Related Articles

Articles linked to this work by shared authors, journal, and citation graph.

Sort by
Same author

Manipulating Interfacial Water Molecules via Eutectic-Polymer Dual-Network for Stable Electrochromic Devices.

Angewandte Chemie (International ed. in English)·2026
Same author

Wafer-scale growth of highly stable p-type semiconducting monolayer MoSi<sub>2</sub>N<sub>4</sub> single crystals.

Nature materials·2026
Same author

Restoring cartilage-subchondral bone metabolism with biphasic magnesium microspheres ameliorate early osteoarthritis.

Bioactive materials·2026
Same author

Machine learning-assisted design of carbon nanotube edge computing circuits for monolithic epidermal systems.

Nature communications·2026
Same author

A Self-Assembled Cage Binds Xenon via Xe-F Dispersion Interactions.

Journal of the American Chemical Society·2026
Same author

Near-infrared photovoltaic gating enables polarity-reconfigurable WSe<sub>2</sub> phototransistors for in-sensor computing.

Nanoscale·2026

Related Experiment Video

Updated: Mar 25, 2026

Preparation of Large-area Vertical 2D Crystal Hetero-structures Through the Sulfurization of Transition Metal Films for Device Fabrication
08:50

Preparation of Large-area Vertical 2D Crystal Hetero-structures Through the Sulfurization of Transition Metal Films for Device Fabrication

Published on: November 28, 2017

9.7K

Medium-scale integrated circuits based on p-type 2D semiconducting MoTe2.

Hui Wang1, Zebang Luo1, Biyuan Zheng1

  • 1Key Laboratory for Micro-Nano Physics and Technology of Hunan Province, Hunan Institute of Optoelectronic Integration, College of Materials Science and Engineering, Hunan University, Changsha, China.

Nature Communications
|March 24, 2026
PubMed
Summary
This summary is machine-generated.

Researchers developed wafer-scale p-type 2D semiconductor films for advanced electronics. This breakthrough enables medium-scale integrated circuits (MSICs) and paves the way for future 2D complementary metal-oxide-semiconductor (CMOS) applications.

More Related Videos

Ohmic Contact Fabrication Using a Focused-ion Beam Technique and Electrical Characterization for Layer Semiconductor Nanostructures
08:12

Ohmic Contact Fabrication Using a Focused-ion Beam Technique and Electrical Characterization for Layer Semiconductor Nanostructures

Published on: December 5, 2015

12.8K
A Standard and Reliable Method to Fabricate Two-Dimensional Nanoelectronics
07:12

A Standard and Reliable Method to Fabricate Two-Dimensional Nanoelectronics

Published on: August 28, 2018

10.6K

Related Experiment Videos

Last Updated: Mar 25, 2026

Preparation of Large-area Vertical 2D Crystal Hetero-structures Through the Sulfurization of Transition Metal Films for Device Fabrication
08:50

Preparation of Large-area Vertical 2D Crystal Hetero-structures Through the Sulfurization of Transition Metal Films for Device Fabrication

Published on: November 28, 2017

9.7K
Ohmic Contact Fabrication Using a Focused-ion Beam Technique and Electrical Characterization for Layer Semiconductor Nanostructures
08:12

Ohmic Contact Fabrication Using a Focused-ion Beam Technique and Electrical Characterization for Layer Semiconductor Nanostructures

Published on: December 5, 2015

12.8K
A Standard and Reliable Method to Fabricate Two-Dimensional Nanoelectronics
07:12

A Standard and Reliable Method to Fabricate Two-Dimensional Nanoelectronics

Published on: August 28, 2018

10.6K

Area of Science:

  • Materials Science
  • Condensed Matter Physics
  • Nanotechnology

Background:

  • Two-dimensional (2D) semiconductors are crucial for next-generation electronics.
  • A significant bottleneck is the lack of scalable p-type 2D semiconductors.
  • Previous research was limited to discrete devices or simple circuits.

Purpose of the Study:

  • To realize medium-scale integrated circuits (MSICs) using wafer-scale p-type 2D semiconductors.
  • To overcome the limitations of current 2D semiconductor technology.
  • To enable the development of large-scale 2D complementary metal-oxide-semiconductor (CMOS) circuits.

Main Methods:

  • Controlled synthesis of uniform 4-inch 2H-MoTe2 films.
  • A precursor-engineering strategy with thickness-tunable Mo precursors and sustained chalcogen supply.
  • Deterministic thickness control and wafer-scale uniformity achieved.

Main Results:

  • Fabrication of p-type transistors with reproducible characteristics.
  • Achieved on/off ratios of ~10^5 and mobilities of ~7 cm^2 V^-1 s^-1 at low operating voltages.
  • Demonstrated a 140-transistor full adder with device density exceeding 1300 cm^-2.

Conclusions:

  • The developed method enables scalable synthesis of high-quality p-type 2D semiconductor films.
  • The realization of MSICs and full adders showcases the potential for large-scale 2D CMOS circuits.
  • This work addresses a major bottleneck in 2D semiconductor electronics.