Jove
Visualize
Contact Us
JoVE
x logofacebook logolinkedin logoyoutube logo
ABOUT JoVE
OverviewLeadershipBlogJoVE Help Center
AUTHORS
Publishing ProcessEditorial BoardScope & PoliciesPeer ReviewFAQSubmit
LIBRARIANS
TestimonialsSubscriptionsAccessResourcesLibrary Advisory BoardFAQ
RESEARCH
JoVE JournalMethods CollectionsJoVE Encyclopedia of ExperimentsArchive
EDUCATION
JoVE CoreJoVE BusinessJoVE Science EducationJoVE Lab ManualFaculty Resource CenterFaculty Site
Terms & Conditions of Use
Privacy Policy
Policies

Related Concept Videos

Field Effect Transistor01:29

Field Effect Transistor

1.8K
Field-effect transistors (FETs) are integral to electronic circuits and distinguished by their three-terminal setup: the gate, drain, and source. These transistors operate as unipolar devices, which utilize either electrons or holes as charge carriers, in contrast to bipolar transistors, which use both types of carriers. The primary function of the FET is to modulate the flow of these carriers from the source to the drain through a channel. The voltage difference between the gate and source...
1.8K
MOSFET01:16

MOSFET

1.7K
The Metal-Oxide-Semiconductor Field-Effect Transistor (MOSFET) plays a pivotal role in modern electronics thanks to its versatility and efficiency in controlling electrical currents. This device, also known as IGFET, MISFET, and MOSFET, has three main terminals: the Source, Drain, and Gate. MOSFETs are classified into n-channel or p-channel types based on the doping characteristics of their substrate and the source or drain regions.
In an n-MOSFET, the structure includes n-type source and drain...
1.7K
MOSFET: Enhancement Mode01:22

MOSFET: Enhancement Mode

1.0K
Enhancement-mode MOSFETs are pivotal components in electronics, distinguished by their capacity to act as highly efficient switches. They are part of the larger family of metal-oxide Semiconductor Field-Effect Transistors (MOSFETs). They are available in two types: p-channel and n-channel, each tailored to specific polarity operations.
In their basic form, enhancement-mode MOSFETs are typically non-conductive when the gate-source voltage (Vgs) is zero. This default 'off' state means no...
1.0K
Biasing of FET01:22

Biasing of FET

980
Biasing a Junction Field Effect Transistor (JFET) is crucial for setting operational parameters and ensuring efficient functioning in electronic circuits. JFETs are characterized by using a single carrier type in N-channel or P-channel configurations, where the channel is surrounded by PN junctions. These junctions are central to the device's ability to control current flow.
In an N-channel JFET, the structure consists of N-type material forming the channel on a P-type substrate, with the...
980
Characteristics of MOSFET01:17

Characteristics of MOSFET

1.4K
Metal-oxide-semiconductor field-effect Transistors, or MOSFETs, play a critical role in electronic circuits. They are primarily utilized for amplifying and switching signals.
Various vital parameters influence their functionality, which is crucial for theory and electronics applications. First, channel dimensions, precisely length, and width, are pivotal. The size of these channels affects the transistor's ability to carry current and switching speeds; shorter channels typically enable...
1.4K
MOSFET: Depletion Mode01:20

MOSFET: Depletion Mode

1.2K
Depletion-mode MOSFETs represent a unique subset of MOSFET technology, functioning fundamentally differently from their enhancement-mode counterparts. Unlike enhancement MOSFETs, which require a positive gate-source voltage (Vgs) to turn on, depletion-mode MOSFETs are inherently conductive and "normally on" devices.
The primary characteristic of depletion-mode MOSFETs is their ability to conduct current between the drain and source terminals without gate bias. This inherent conductivity...
1.2K

You might also read

Related Articles

Articles linked to this work by shared authors, journal, and citation graph.

Sort by
Same author

Wired and Wireless Photosynthetic Biohybrids: Design, Materials, and Mechanisms.

Chemical reviews·2026
Same author

A Lens into the Cu Nanograin by <i>In Situ</i> Vibrational Spectroscopy.

Journal of the American Chemical Society·2026
Same author

Supramolecular assembly of molecular wires alternating crown ethers and metal-halide complexes.

Nature chemistry·2026
Same author

A photochargeable semiconductor for highly efficient dehydrogenative coupling of amines.

Nature chemistry·2026
Same author

Carrier Dynamics of Strongly Confined CsPbI<sub>3</sub> Nanowires.

ACS nano·2026
Same author

Red-Light-Driven Biophotochemical Diode Based on a Microorganism-Silicon Nanowire Interface for Stable and Efficient Bias-Free CO<sub>2</sub> Reduction.

Nano letters·2025
Same journal

Higher-Order Clustering of Receptors Real-Time Projected by Plasmon-ruler on the Single Live Cell.

Nano letters·2026
Same journal

Achieving Fermi-Level Depinning and Ideal Metal Contact in <i>β</i>-Ga<sub>2</sub>O<sub>3</sub> Devices via MXene Integration.

Nano letters·2026
Same journal

AI-Assisted Electron Microscopy in Structure-Performance Analysis of Advanced Catalysts: From Atomic Resolution to Statistical Significance.

Nano letters·2026
Same journal

Electrically Switchable Ultraslow Dispersionless Polaritons via Twist Engineering in van der Waals Heterostructures.

Nano letters·2026
Same journal

Correction to "Ultrasonication-Triggered Ubiquitous Assembly of Magnetic Janus Amphiphilic Nanoparticles in Cancer Theranostic Applications".

Nano letters·2026
Same journal

Tunable Proximity Valley Splitting Via Interfacial Exchange Pinning in WSe<sub>2</sub>-CrBr<sub>3</sub>-CrPS<sub>4</sub> Heterostructures.

Nano letters·2026
See all related articles

Related Experiment Video

Updated: Apr 14, 2026

Flow-assisted Dielectrophoresis: A Low Cost Method for the Fabrication of High Performance Solution-processable Nanowire Devices
09:14

Flow-assisted Dielectrophoresis: A Low Cost Method for the Fabrication of High Performance Solution-processable Nanowire Devices

Published on: December 7, 2017

8.4K

Gate-All-Around Nanowire Field-Effect Transistors: A Historical Perspective.

Lei Tang1, Peidong Yang1,2,3,4

  • 1Department of Chemistry, University of California, Berkeley, Berkeley, California 94720, United States.

Nano Letters
|April 13, 2026
PubMed
Summary
This summary is machine-generated.

Transistor evolution from 2D MOSFETs to gate-all-around nanowire FETs is key for sub-3 nm nodes. This review highlights gate-all-around nanowire FETs and future Angstrom Era technologies.

Keywords:
gate-all-around transistorsnanowire transistorssub-3-nm technology nodestechnology evolutiontransistor scaling

More Related Videos

Preparation of Silicon Nanowire Field-effect Transistor for Chemical and Biosensing Applications
11:25

Preparation of Silicon Nanowire Field-effect Transistor for Chemical and Biosensing Applications

Published on: April 21, 2016

11.7K
Electric-field Control of Electronic States in WS2 Nanodevices by Electrolyte Gating
10:36

Electric-field Control of Electronic States in WS2 Nanodevices by Electrolyte Gating

Published on: April 12, 2018

12.1K

Related Experiment Videos

Last Updated: Apr 14, 2026

Flow-assisted Dielectrophoresis: A Low Cost Method for the Fabrication of High Performance Solution-processable Nanowire Devices
09:14

Flow-assisted Dielectrophoresis: A Low Cost Method for the Fabrication of High Performance Solution-processable Nanowire Devices

Published on: December 7, 2017

8.4K
Preparation of Silicon Nanowire Field-effect Transistor for Chemical and Biosensing Applications
11:25

Preparation of Silicon Nanowire Field-effect Transistor for Chemical and Biosensing Applications

Published on: April 21, 2016

11.7K
Electric-field Control of Electronic States in WS2 Nanodevices by Electrolyte Gating
10:36

Electric-field Control of Electronic States in WS2 Nanodevices by Electrolyte Gating

Published on: April 12, 2018

12.1K

Area of Science:

  • Semiconductor device physics
  • Materials science
  • Electrical engineering

Background:

  • Technological scaling of semiconductor devices is critical for the advancement of the electronics industry.
  • Traditional 2D planar metal-oxide-semiconductor field-effect transistors (MOSFETs) have limitations for further miniaturization.

Purpose of the Study:

  • To review the historical development of transistor architectures, focusing on gate-all-around nanowire (GAANW) FETs.
  • To highlight the advantages of GAANW transistors for sub-3 nm technology nodes and beyond.
  • To discuss future transistor technologies for the Angstrom Era.

Main Methods:

  • Literature review and conceptual analysis of transistor evolution.
  • Comparative analysis of different transistor architectures (planar, FinFET, GAANW).
  • Technological roadmap projection for future semiconductor devices.

Main Results:

  • Gate-all-around nanowire (GAANW) FETs offer significant advantages over planar and FinFET devices for continued scaling.
  • GAANW transistors have progressed from concept to industrial adoption.
  • Complementary FETs (CFETs) and 2D semiconductor-based FETs are identified as key technologies for the Angstrom Era.

Conclusions:

  • GAANW FETs are crucial for next-generation semiconductor technology below 3 nm.
  • Continued innovation in transistor design, including CFETs and 2D materials, is necessary to achieve the Angstrom Era.
  • This perspective aims to guide future research in advanced transistor development.