Related Experiment Video
Updated: May 1, 2026

Nanofabrication of Gate-defined GaAs/AlGaAs Lateral Quantum Dots
Published on: November 1, 2013
Three-segment lateral δ-doping redistribution in GaAs pHEMTs for gate-drain field relief and improved off-state
Shishi Liao1, Jin Xu2, Jian Yang2
1School of Electrical and Electronic Information Engineering, Sichuan University Jinjiang College, Meishan, 620860, China. jqss1009@163.com.
Abstract:
In GaAs pseudomorphic high-electron-mobility transistors (pHEMTs) for high-power and high-linearity radio-frequency (RF) applications, significant lateral electric-field crowding at the gate-drain edge is a common issue under high drain bias, particularly during off-state and semi-off-state operation. Alleviating this peak field, however, typically leads to an increase in access resistance and degrades key RF figures of merit, resulting in an inherent robustness-performance trade-off. This work proposes a three-segment lateral δ-doping redistribution strategy in which the gate-under segment is kept unchanged, the drain-side segment is progressively reduced, and the redistributed dose is compensated by increasing the source-side segment, thereby approximately conserving the total length-weighted lateral δ-dose. Two-dimensional TCAD simulations were performed for four schemes (K1P0, K0P8, K0P6, and K0P4) using identical device geometry, material composition, and physical-model settings. DC and RF small-signal metrics were evaluated alongside an off-state robustness assessment. Electric-field mapping under a common reference bias indicates a systematic reduction in the peak lateral electric field near the gate-drain edge as the drain-side δ-doping is weakened. To enable a reproducible robustness comparison in a simulation-based study, a practical robustness metric, Vcrit, is defined as the applied drain voltage at which |ID| reaches 1 × 10- 5 A under off-state stress (VG= -3 V). Vcrit increases monotonically from 11.99 V (K1P0) to 13.28 V (K0P8), 15.41 V (K0P6), and 19.06 V (K0P4), representing improvements of 10.8%, 28.5%, and 58.9%, respectively. This gain in robustness comes at the expense of DC/RF performance: the width-normalized on-resistance (Ron·W) increases by up to 45.4%, and the transition frequency measured at the 0.3IDSS operating point decreases by up to 11.7%. These simulation-based results quantify the robustness-performance trade-off and provide a comparative basis for evaluating lateral δ-doping redistribution within the explored design space.
More Related Videos
06:57Theoretical Calculation and Experimental Verification for Dislocation Reduction in Germanium Epitaxial Layers with Semicylindrical Voids on Silicon
Published on: July 17, 2020
07:103D Depth Profile Reconstruction of Segregated Impurities Using Secondary Ion Mass Spectrometry
Published on: April 29, 2020
Related Concept Videos
Characteristics of MOSFET
Various vital parameters influence their functionality, which is crucial for theory and electronics applications. First, channel dimensions, precisely length, and width, are pivotal. The size of these channels affects the transistor's ability to carry current and switching speeds; shorter channels typically enable...
MOSFET: Depletion Mode
The primary characteristic of depletion-mode MOSFETs is their ability to conduct current between the drain and source terminals without gate bias. This inherent conductivity...
Metal-Semiconductor Junctions
Schottky Barriers
Schottky barriers arise when a metal with a work function (Φm) contacts a semiconductor with a different work function (Φs). Initially, electrons transfer until the Fermi levels of the metal and semiconductor align at equilibrium. For instance, if Φm > Φs, the semiconductor Fermi level is higher than the metal's before contact. The...
Biasing of Metal-Semiconductor Junctions
In Schottky junctions, where the semiconductor is n-type, applying a positive voltage to the metal relative to the semiconductor reduces its Fermi...
MOSFET: Enhancement Mode
In their basic form, enhancement-mode MOSFETs are typically non-conductive when the gate-source voltage (Vgs) is zero. This default 'off' state means no...
Biasing of FET
In an N-channel JFET, the structure consists of N-type material forming the channel on a P-type substrate, with the...