Jove
Visualize
Contact Us
JoVE
x logofacebook logolinkedin logoyoutube logo
ABOUT JoVE
OverviewLeadershipBlogJoVE Help Center
AUTHORS
Publishing ProcessEditorial BoardScope & PoliciesPeer ReviewFAQSubmit
LIBRARIANS
TestimonialsSubscriptionsAccessResourcesLibrary Advisory BoardFAQ
RESEARCH
JoVE JournalMethods CollectionsJoVE Encyclopedia of ExperimentsArchive
EDUCATION
JoVE CoreJoVE BusinessJoVE Science EducationJoVE Lab ManualFaculty Resource CenterFaculty Site
Terms & Conditions of Use
Privacy Policy
Policies

Related Concept Videos

MOS Capacitor01:25

MOS Capacitor

1.8K
A Metal-Oxide-Semiconductor (MOS) capacitor is a fundamental structure used extensively in semiconductor device technology, particularly in the fabrication of integrated circuits and MOSFETs (metal-oxide-semiconductor field-effect transistors). The MOS capacitor consists of three layers: a metal gate, a dielectric oxide, and a semiconductor substrate.
The metal gate is typically made from highly conductive materials such as aluminum or polysilicon. Beneath the metal gate lies a thin layer of...
1.8K
Biasing of FET01:22

Biasing of FET

1.0K
Biasing a Junction Field Effect Transistor (JFET) is crucial for setting operational parameters and ensuring efficient functioning in electronic circuits. JFETs are characterized by using a single carrier type in N-channel or P-channel configurations, where the channel is surrounded by PN junctions. These junctions are central to the device's ability to control current flow.
In an N-channel JFET, the structure consists of N-type material forming the channel on a P-type substrate, with the...
1.0K

You might also read

Related Articles

Articles linked to this work by shared authors, journal, and citation graph.

Sort by
Same author

New Perspective on the Development of Stable, High-Power-Density 5 V-Class All-Solid-State Lithium-Ion Batteries.

ACS applied materials & interfaces·2026
Same author

Local bed-controlled grounding-line retreat at Cook Ice Shelf, East Antarctica, revealed by differential InSAR.

Scientific reports·2026
Same author

MXene-Coated, Multi-Layered Mulberry Paper-Based Flexible Tactile Sensor With High Sensitivity Over a Wide Pressure Range.

Small (Weinheim an der Bergstrasse, Germany)·2026
Same author

Interfacially Reinforced Crosslinked Binder with Structural Integrity for Stable Micro-Sized Silicon Anodes in All-solid-state Batteries.

Advanced science (Weinheim, Baden-Wurttemberg, Germany)·2026
Same author

Low Back Pain in Korea: Survey Weighted Analysis with Age Sex and Lumbar Radiographic Grade Matching.

Healthcare (Basel, Switzerland)·2026
Same author

Identifying grain boundary and intragranular pinning centres in Sm<sub>2</sub>(Co,Fe,Cu,Zr)<sub>17</sub> permanent magnets to guide performance optimisation.

Nature communications·2025

Related Experiment Video

Updated: May 5, 2026

A Method for Growing Bio-memristors from Slime Mold
07:46

A Method for Growing Bio-memristors from Slime Mold

Published on: November 2, 2017

10.7K

Impact of Fabrication Defects on FPGA Logic Using Memristor-Based Memory Cells.

Jonas Schoenen1, Jonas Gehrunger1, Leon Mayrhofer1

  • 1Computer Systems Group, Technische Universität Darmstadt, 64283 Darmstadt, Germany.

Micromachines
|May 4, 2026
PubMed
Summary
This summary is machine-generated.

Memristor-based configuration memory offers a non-volatile, area-efficient alternative to SRAM-based FPGAs. Smaller, non-fracturable LUTs improve defect tolerance, enhancing reliability for future electronics.

Keywords:
FPGAfault-tolerancelogic synthesismemristor

More Related Videos

Assembly and Characterization of Biomolecular Memristors Consisting of Ion Channel-doped Lipid Membranes
08:07

Assembly and Characterization of Biomolecular Memristors Consisting of Ion Channel-doped Lipid Membranes

Published on: March 9, 2019

7.0K
Fabrication of 3D Carbon Microelectromechanical Systems C-MEMS
08:01

Fabrication of 3D Carbon Microelectromechanical Systems C-MEMS

Published on: June 17, 2017

10.8K

Related Experiment Videos

Last Updated: May 5, 2026

A Method for Growing Bio-memristors from Slime Mold
07:46

A Method for Growing Bio-memristors from Slime Mold

Published on: November 2, 2017

10.7K
Assembly and Characterization of Biomolecular Memristors Consisting of Ion Channel-doped Lipid Membranes
08:07

Assembly and Characterization of Biomolecular Memristors Consisting of Ion Channel-doped Lipid Membranes

Published on: March 9, 2019

7.0K
Fabrication of 3D Carbon Microelectromechanical Systems C-MEMS
08:01

Fabrication of 3D Carbon Microelectromechanical Systems C-MEMS

Published on: June 17, 2017

10.8K

Area of Science:

  • Integrated Circuits
  • Computer Architecture
  • Materials Science

Background:

  • Conventional Static Random Access Memory (SRAM)-based FPGA configuration memory suffers from volatility and large area overhead.
  • Memristor-based configuration memory presents a non-volatile alternative, enabling reduced area consumption and faster startup times through Back-End-Of-Line (BEOL) manufacturing.
  • Traditional defect tolerance approaches are inadequate for the higher defect probabilities associated with memristor manufacturing.

Purpose of the Study:

  • To introduce a novel approach for defect-aware and tolerant synthesis in memristor-based FPGAs.
  • To investigate the impact of different architectural choices, specifically Look-Up Table (LUT) size and fracturability, on defect tolerance.
  • To develop strategies for improving mapping success rates by considering logic function properties.

Main Methods:

  • Development of a defect-aware and tolerant synthesis approach tailored for memristor-based configuration memory.
  • Systematic investigation of defect tolerance across various LUT sizes and fracturability configurations.
  • Introduction of mapping strategies that leverage logic function characteristics to optimize placement and routing.

Main Results:

  • Smaller, non-fracturable LUTs demonstrate superior defect tolerance compared to larger or fracturable alternatives.
  • Reducing mapping complexity during the packing stage significantly enhances the mapping success rate.
  • The proposed synthesis approach effectively addresses defect tolerance challenges in memristor-based FPGAs.

Conclusions:

  • Memristor-based FPGAs offer significant advantages in area and speed over SRAM-based counterparts.
  • Architectural choices, particularly smaller and non-fracturable LUTs, are crucial for achieving high defect tolerance.
  • The developed defect-aware synthesis and mapping strategies are vital for realizing reliable and efficient memristor-based FPGA designs.