Jove
Visualize
Contact Us
JoVE
x logofacebook logolinkedin logoyoutube logo
ABOUT JoVE
OverviewLeadershipBlogJoVE Help Center
AUTHORS
Publishing ProcessEditorial BoardScope & PoliciesPeer ReviewFAQSubmit
LIBRARIANS
TestimonialsSubscriptionsAccessResourcesLibrary Advisory BoardFAQ
RESEARCH
JoVE JournalMethods CollectionsJoVE Encyclopedia of ExperimentsArchive
EDUCATION
JoVE CoreJoVE BusinessJoVE Science EducationJoVE Lab ManualFaculty Resource CenterFaculty Site
Terms & Conditions of Use
Privacy Policy
Policies

Related Concept Videos

MOSFET: Enhancement Mode01:22

MOSFET: Enhancement Mode

Enhancement-mode MOSFETs are pivotal components in electronics, distinguished by their capacity to act as highly efficient switches. They are part of the larger family of metal-oxide Semiconductor Field-Effect Transistors (MOSFETs). They are available in two types: p-channel and n-channel, each tailored to specific polarity operations.
In their basic form, enhancement-mode MOSFETs are typically non-conductive when the gate-source voltage (Vgs) is zero. This default 'off' state means no current...
Biasing of Metal-Semiconductor Junctions01:27

Biasing of Metal-Semiconductor Junctions

Biasing metal-semiconductor junctions involves applying a voltage across the junction. Specifically, the metal is connected to a voltage source, while the semiconductor is grounded. This technique is essential for controlling the direction and magnitude of current flow in electronic devices, including diodes, transistors, and photovoltaic cells.
In Schottky junctions, where the semiconductor is n-type, applying a positive voltage to the metal relative to the semiconductor reduces its Fermi...
MOSFET01:16

MOSFET

The Metal-Oxide-Semiconductor Field-Effect Transistor (MOSFET) plays a pivotal role in modern electronics thanks to its versatility and efficiency in controlling electrical currents. This device, also known as IGFET, MISFET, and MOSFET, has three main terminals: the Source, Drain, and Gate. MOSFETs are classified into n-channel or p-channel types based on the doping characteristics of their substrate and the source or drain regions.
In an n-MOSFET, the structure includes n-type source and drain...
MOSFET: Depletion Mode01:20

MOSFET: Depletion Mode

Depletion-mode MOSFETs represent a unique subset of MOSFET technology, functioning fundamentally differently from their enhancement-mode counterparts. Unlike enhancement MOSFETs, which require a positive gate-source voltage (Vgs) to turn on, depletion-mode MOSFETs are inherently conductive and "normally on" devices.
The primary characteristic of depletion-mode MOSFETs is their ability to conduct current between the drain and source terminals without gate bias. This inherent conductivity arises...
MOS Capacitor01:25

MOS Capacitor

A Metal-Oxide-Semiconductor (MOS) capacitor is a fundamental structure used extensively in semiconductor device technology, particularly in the fabrication of integrated circuits and MOSFETs (metal-oxide-semiconductor field-effect transistors). The MOS capacitor consists of three layers: a metal gate, a dielectric oxide, and a semiconductor substrate.
The metal gate is typically made from highly conductive materials such as aluminum or polysilicon. Beneath the metal gate lies a thin layer of...
Metal-Semiconductor Junctions01:24

Metal-Semiconductor Junctions

The contact of metal and semiconductor can lead to the formation of a junction with either Schottky or Ohmic behavior.
Schottky Barriers
Schottky barriers arise when a metal with a work function (Φm) contacts a semiconductor with a different work function (Φs). Initially, electrons transfer until the Fermi levels of the metal and semiconductor align at equilibrium. For instance, if Φm > Φs, the semiconductor Fermi level is higher than the metal's before contact. The semiconductor's...

You might also read

Related Articles

Articles linked to this work by shared authors, journal, and citation graph.

Sort by
Same author

Nuclearity-dependent design principles of ruthenium catalysts for selective hydroconversion of diverse polyolefins.

Nature communications·2026
Same author

Directional Ion Migration Enables Precise Heterointerface Optimization for High-Temperature CO<sub>2</sub> Electrolysis.

Journal of the American Chemical Society·2026
Same author

Domain-Wall-Mediated Interfacial Ferroelectric Switching.

Nano letters·2026
Same author

Interfacial Charge-Injection-Induced Ferroelectric Phase Instability in Epitaxial Yttrium-Doped Hafnium Oxide Films.

ACS applied materials & interfaces·2025
Same author

Emergence of an Abnormal Polar Phase Controlled by Cu Content in Cu<sub><i>x</i></sub>InP<sub>2</sub>Se<sub>6</sub>.

ACS applied materials & interfaces·2025
Same author

Grain Boundary-Driven Synergistic Dual-Mechanism Catalysis in RuO<sub>2</sub> for Enhancing Acidic Oxygen Evolution Reaction Activity and Stability.

Journal of the American Chemical Society·2025

Related Experiment Video

Updated: May 31, 2026

Optimized Fabrication Procedure for High-Quality Graphene-based Moir&#233; Superlattice Devices
11:24

Optimized Fabrication Procedure for High-Quality Graphene-based Moiré Superlattice Devices

Published on: July 11, 2025

Programmable electric hysteresis in graphite/MoS2 heterojunctions through twisting.

Zhaokuan Yu1,2, Juntai Wu2,3, Yuqing He2,3

  • 1Center for Correlated Matter, School of Physics, Zhejiang University, Hangzhou, 310058, China.

Nature Communications
|May 29, 2026
PubMed
Summary

Twist-angle engineering in graphite/MoS2 heterojunctions enables programmable electric hysteresis and piezoelectricity. This discovery paves the way for advanced nanoelectronic devices with tunable properties.

More Related Videos

Effect of Bending on the Electrical Characteristics of Flexible Organic Single Crystal-based Field-effect Transistors
08:43

Effect of Bending on the Electrical Characteristics of Flexible Organic Single Crystal-based Field-effect Transistors

Published on: November 7, 2016

Fabrication of Gate-tunable Graphene Devices for Scanning Tunneling Microscopy Studies with Coulomb Impurities
11:42

Fabrication of Gate-tunable Graphene Devices for Scanning Tunneling Microscopy Studies with Coulomb Impurities

Published on: July 24, 2015

Related Experiment Videos

Last Updated: May 31, 2026

Optimized Fabrication Procedure for High-Quality Graphene-based Moir&#233; Superlattice Devices
11:24

Optimized Fabrication Procedure for High-Quality Graphene-based Moiré Superlattice Devices

Published on: July 11, 2025

Effect of Bending on the Electrical Characteristics of Flexible Organic Single Crystal-based Field-effect Transistors
08:43

Effect of Bending on the Electrical Characteristics of Flexible Organic Single Crystal-based Field-effect Transistors

Published on: November 7, 2016

Fabrication of Gate-tunable Graphene Devices for Scanning Tunneling Microscopy Studies with Coulomb Impurities
11:42

Fabrication of Gate-tunable Graphene Devices for Scanning Tunneling Microscopy Studies with Coulomb Impurities

Published on: July 24, 2015

Area of Science:

  • Materials Science
  • Condensed Matter Physics
  • Nanotechnology

Background:

  • Van der Waals heterostructures offer tunable electronic properties.
  • Field-effect control is key for advanced electronic devices.
  • Ferroelectricity in 2D materials is an active area of research.

Purpose of the Study:

  • To investigate electric hysteresis in graphite/MoS2 heterojunctions.
  • To explore the role of interlayer twist-angle on electronic properties.
  • To understand the underlying mechanisms of observed phenomena.

Main Methods:

  • Fabrication of graphite/MoS2 heterojunction devices.
  • Electrical characterization of hysteresis and piezoelectric response.
  • Density Functional Theory (DFT) calculations.

Main Results:

  • Robust electric hysteresis observed, programmable via twist-angle.
  • Memory window shows strong angle-dependent modulation, decreasing near 30°.
  • Finite out-of-plane piezoelectric response (d33 = 3.8 pm/V) detected.
  • DFT confirms interfacial charge transfer and moiré potential effects.

Conclusions:

  • Interlayer twist-angle is a critical parameter for controlling ferroelectric and piezoelectric properties in heterojunctions.
  • The observed phenomena are driven by interfacial effects, not interlayer sliding.
  • This work demonstrates a pathway for designing next-generation nanoelectronic devices.