Related Experiment Video
Updated: Jun 11, 2026

Electric-field Control of Electronic States in WS2 Nanodevices by Electrolyte Gating
Published on: April 12, 2018
Ferroelectric Gate-All-Around Transistors for 3D-Integrated Electronics and Neuromorphic Vision
Wenjie Chen1, Dan Tang1, Chengming Luo2
1Guangdong Provincial Key Laboratory of Chip and Integration Technology, School of Electronic Science and Engineering (School of Microelectronics), South China Normal University, Foshan 528225, P. R. China.
None:
Edge computing demands electronics that simultaneously deliver high performance, ultralow power consumption, and dense integration, yet still remains challenging in growing development of artificial intelligence and Internet of Things. Here, we propose an all-two-dimensional low-power and compact transistor with a ferroelectric gate-all-around (Fe-GAA) architecture for energy-efficient 3D-integrated electronics and neuromorphic edge computing. The Fe-GAA field-effect transistors break the Boltzmann limit of traditional CMOS devices, achieving sub-60 mV dec-1 switching (down to 25.3 mV dec-1), a high on/off ratio (108), and field-effect mobility (310 cm2 V-1 s-1). Capitalizing on ferroelectric polarization dynamics in the surrounding CuInP2S6 gate, we further demonstrate its application prospects as compact edge computing devices for binary logic operations and spiking neurons on a unified hardware platform. Monolithic 3D-integrated logic circuits (inverter and NOR gate) reduce footprint by 50% versus planar CMOS, and the artificial neuron emulates leaky integrate-and-fire (LIF) behavior without additional capacitors and external reset circuitry in a conventional neuron, significantly reducing the energy consumption and hardware footprint. Implemented in a spiking neural network (SNN) for gesture recognition, this system attains 92.71% accuracy on the DVS128Gesture data set. This work establishes a paradigm for multifunctional edge intelligence processors that transcend traditional power-area trade-offs.
Related Concept Videos
Field Effect Transistor
MOSFET: Enhancement Mode
In their basic form, enhancement-mode MOSFETs are typically non-conductive when the gate-source voltage (Vgs) is zero. This default 'off' state means no current...
MOSFET
In an n-MOSFET, the structure includes n-type source and drain...
Biasing of FET
In an N-channel JFET, the structure consists of N-type material forming the channel on a P-type substrate, with the gate...
Metal-Semiconductor Junctions
Schottky Barriers
Schottky barriers arise when a metal with a work function (Φm) contacts a semiconductor with a different work function (Φs). Initially, electrons transfer until the Fermi levels of the metal and semiconductor align at equilibrium. For instance, if Φm > Φs, the semiconductor Fermi level is higher than the metal's before contact. The semiconductor's...
Biasing of Metal-Semiconductor Junctions
In Schottky junctions, where the semiconductor is n-type, applying a positive voltage to the metal relative to the semiconductor reduces its Fermi...

