Related Experiment Video
Updated: Jul 3, 2026

07:38
Carrier Lifetime Measurements in Semiconductors through the Microwave Photoconductivity Decay Method
Published on: April 18, 2019
Directly probing the carrier transfer length in 2D-material transistors
Zi-Liang Yang1,2,3, Bo-Chao Huang2,3, Yu-Kuan Lin2
1Graduate School of Advanced Technology, National Taiwan University, Taipei, Taiwan.
Nature
|July 1, 2026
Summary
Researchers measured carrier transfer length in two-dimensional (2D) transistors, finding it to be 2.0 nm. This crucial measurement informs the scaling limits of metal contacts for future ultra-scaled electronic devices.
Area of Science:
- Materials Science
- Condensed Matter Physics
- Nanotechnology
Background:
- Two-dimensional (2D) materials offer superior electrostatic gate control for transistors beyond the 1 nm logic technology node due to their thinness and defect-free surfaces.
- Scaling 2D transistors to channel lengths below 10 nm is a key goal for advanced electronic devices.
- The contact scaling limit for 2D transistors remains largely unknown due to the inability to directly probe carrier injection regions.
Purpose of the Study:
- To directly measure the carrier transfer length at the contact region of a 2D material transistor.
- To determine the scaling constraints for metal contacts in ultra-scaled 2D electronic devices.
- To provide critical data for the development of next-generation electronic devices.
Main Methods:
- Utilized cross-sectional scanning tunneling microscopy (STM) to directly probe the nanoscale contact region.
- Investigated a bismuth-contacted monolayer molybdenum disulfide (MoS2) transistor.
- Measured the carrier transfer length at the metal-semiconductor interface.
Main Results:
- The carrier transfer length was directly measured to be approximately 2.0 nm.
- This finding quantifies a critical parameter for contact scaling in 2D transistors.
- Established a method for probing carrier injection in nanoscale electronic devices.
Conclusions:
- The determined carrier transfer length of 2.0 nm provides essential information for contact scaling in 2D transistors.
- This research addresses a key unknown limiting factor for future ultra-scaled electronic devices.
- The employed cross-sectional STM technique enables direct measurement and understanding of carrier transport at contact interfaces.
Related Concept Videos
Carrier Transport
The generation of electrical current in semiconductors is fundamentally driven by two mechanisms: drift and diffusion. These processes are essential for the functionality and performance of semiconductor-based devices.
Drift Current:
The drift of charge carriers is started by an external electric field (E). Charged particles, such as electrons and holes, experience an acceleration between collisions with lattice atoms. For electrons, this results in a drift velocity (vd) given by:
Drift Current:
The drift of charge carriers is started by an external electric field (E). Charged particles, such as electrons and holes, experience an acceleration between collisions with lattice atoms. For electrons, this results in a drift velocity (vd) given by:
Carrier Generation and Recombination
Carrier generation is the process by which electron-hole pairs (EHPs) are created within the semiconductor. In direct-bandgap semiconductors, such as gallium arsenide (GaAs), this occurs efficiently when energy absorption prompts valence electrons to leap into the conduction band, leaving behind holes.
This process is given by the generation rate G and is efficient due to the conservation of momentum between the valence band maximum and conduction band minimum.
Indirect generation involves an...
This process is given by the generation rate G and is efficient due to the conservation of momentum between the valence band maximum and conduction band minimum.
Indirect generation involves an...
Biasing of Metal-Semiconductor Junctions
Biasing metal-semiconductor junctions involves applying a voltage across the junction. Specifically, the metal is connected to a voltage source, while the semiconductor is grounded. This technique is essential for controlling the direction and magnitude of current flow in electronic devices, including diodes, transistors, and photovoltaic cells.
In Schottky junctions, where the semiconductor is n-type, applying a positive voltage to the metal relative to the semiconductor reduces its Fermi...
In Schottky junctions, where the semiconductor is n-type, applying a positive voltage to the metal relative to the semiconductor reduces its Fermi...
Biasing of FET
Biasing a Junction Field Effect Transistor (JFET) is crucial for setting operational parameters and ensuring efficient functioning in electronic circuits. JFETs are characterized by using a single carrier type in N-channel or P-channel configurations, where the channel is surrounded by PN junctions. These junctions are central to the device's ability to control current flow.
In an N-channel JFET, the structure consists of N-type material forming the channel on a P-type substrate, with the gate...
In an N-channel JFET, the structure consists of N-type material forming the channel on a P-type substrate, with the gate...

