Related Experiment Video
Updated: Sep 5, 2026

Electric-field Control of Electronic States in WS2 Nanodevices by Electrolyte Gating
Published on: April 12, 2018
Electrical control of exchange bias in sub-10 nm regime enabled by single-nanotube patterning
Hexin Li1, Ke Zhang2,3, Zhongxiang Zhang1
1Fert Beijing Institute, School of Integrated Circuit Science and Engineering, Beihang University, Beijing, China.
Abstract:
Achieving stable magnetization in sub-10 nm ferromagnetic layers represents a fundamental bottleneck in spin-orbit torque magnetic random-access memory development. While exchange bias potentially offers stabilization at such scales through antiferromagnetic coupling, conventional lithography fundamentally limits nanoscale verification. Here, we introduce a lithography-free nanopatterning strategy exploiting individual carbon nanotubes as etching templates, enabling precise fabrication of exchange-biased heterostructures from tens of nanometers down to single-digit dimensions. In perpendicularly magnetized Pt/Co/IrMn stacks, we demonstrate robust exchange bias persistence even at sub-10 nm regimes and confirm effective spin-orbit torque switching through anomalous Hall effect measurements. Crucially, scaling reveals divergent switching mechanisms: Cobalt layers transition from multi-domain to abrupt single-domain reversal, while exchange bias switching maintains gradual characteristics consistent across sizes - indicating collective antiferromagnetic moment reorientation via exchange-spring dynamics. This work enables the physical patterning of sub-10 nm features for exchange bias stabilization, provides mechanistic insights into nanoscale magnetic switching, and establishes a viable pathway toward high-density spintronic memories.
More Related Videos
09:49In Situ Transmission Electron Microscopy with Biasing and Fabrication of Asymmetric Crossbars Based on Mixed-Phased a-VOx
Published on: May 13, 2020
09:14Flow-assisted Dielectrophoresis: A Low Cost Method for the Fabrication of High Performance Solution-processable Nanowire Devices
Published on: December 7, 2017
Related Concept Videos
Biasing of FET
In an N-channel JFET, the structure consists of N-type material forming the channel on a P-type substrate, with the gate...
Biasing of Metal-Semiconductor Junctions
In Schottky junctions, where the semiconductor is n-type, applying a positive voltage to the metal relative to the semiconductor reduces its Fermi...
MOSFET: Enhancement Mode
In their basic form, enhancement-mode MOSFETs are typically non-conductive when the gate-source voltage (Vgs) is zero. This default 'off' state means no current...
Biasing of P-N Junction
In equilibrium, no external voltage is applied across the p-n junction. The depletion region is formed at the junction interface due to the diffusion of carriers, which leaves behind charged dopants, acceptors on the p-side, and donors on the n-side. These immobile charges create an electric field that prevents further diffusion of carriers. The related energy band...