Related Experiment Video
Updated: Sep 19, 2026

Scalable Quantum Integrated Circuits on Superconducting Two-Dimensional Electron Gas Platform
Published on: August 2, 2019
Theoretical design of quantum-tunneling-enabled ultra-steep-slope bipolar reconfigurable logic field-effect
Wenhao Zhang1, Wenkai Zhao1, Hui Wang2
1School of Physics and Optoelectronics Engineering, Ludong University, Yantai, People's Republic of China. kaypu@ldu.edu.cn.
Abstract:
Two-dimensional (2D) semiconductors have long been proposed as channel materials for post-complementary metal-oxide-semiconductor (CMOS) electronics. However, their practical impact remains constrained by asymmetric electron-hole transport and the absence of dynamic polarity control. This study presents a theoretical investigation combining first-principles electronic structure calculations with quantum tunneling transport simulations, proposing a 2D Janus SMoSiN2 monolayer material that exhibits nearly perfect electron-hole effective mass symmetry and a direct bandgap of 2.16 eV, making it suitable for constructing a novel class of bipolar reconfigurable field-effect transistors. By engineering two device architectures: a split-gate lateral heterostructure FET and a doping-engineered tunnelling FET, we demonstrate in situ, voltage-switchable polarity between n-type and p-type operation. Both designs operate through a quantum-tunnelling injection mechanism that bypasses the thermionic limit, yielding a minimum subthreshold swing of 28 mV per decade at room temperature, well below the 60 mV per decade Boltzmann bound. Using these devices as building blocks, we construct single-transistor XNOR gates and multi-transistor logic units that assemble into functional circuits such as half-adders and decoders. This architecture achieves an up to 88.9% reduction in transistor count compared with conventional CMOS implementations. Our findings establish 2D Janus monolayers as a platform for ultra-low-power, high-density reconfigurable integrated circuits.
Related Concept Videos
Field Effect Transistor
Biasing of FET
In an N-channel JFET, the structure consists of N-type material forming the channel on a P-type substrate, with the gate...
MOSFET: Enhancement Mode
In their basic form, enhancement-mode MOSFETs are typically non-conductive when the gate-source voltage (Vgs) is zero. This default 'off' state means no current...
Metal-Semiconductor Junctions
Schottky Barriers
Schottky barriers arise when a metal with a work function (Φm) contacts a semiconductor with a different work function (Φs). Initially, electrons transfer until the Fermi levels of the metal and semiconductor align at equilibrium. For instance, if Φm > Φs, the semiconductor Fermi level is higher than the metal's before contact. The semiconductor's...
Bipolar Junction Transistor
The structure...
Biasing of Metal-Semiconductor Junctions
In Schottky junctions, where the semiconductor is n-type, applying a positive voltage to the metal relative to the semiconductor reduces its Fermi...

