Related Experiment Video
Updated: Oct 22, 2026

Gradient Echo Quantum Memory in Warm Atomic Vapor
Published on: November 11, 2013
Thermally Tunable Fading Memory Enabled by Opto-Ionic-Electronic Coupling in AgInP2S6-Gated Two-Dimensional
Dipanjan Sen1, Anirban Chowdhury1, Anshul Rasyotra1
1Engineering Science and Mechanics, Penn State University, University Park, Pennsylvania16802, United States.
Abstract:
In conventional field-effect transistors (FETs), the gate dielectric primarily provides electrostatic control of the channel and is engineered to remain chemically and electronically inert to ensure stable operation. Emerging studies, however, suggest that functional dielectrics integrated with two-dimensional (2D) semiconductors can introduce additional physical mechanisms that influence device behavior. Here, we investigate AgInP2S6 (AIPS), a high-κ van der Waals thiophosphate, as a functional top-gate dielectric in MoS2 field-effect transistors. The AIPS/MoS2 heterointerface exhibits coupled opto-ionic-electronic interactions, where defect-mediated sub-bandgap photoactivity and photon-assisted Ag+ ion migration independently occur within the dielectric yet collectively modulate the channel conductance. Optical excitation redistributes charge within the dielectric, gradually reconfiguring the ionic landscape and altering the interfacial electrostatic potential. The resulting conductance exhibits strong temperature dependence. At low temperatures (∼0 °C), reduced phonon activity suppresses Ag+ mobility, leading to persistent photoconductivity. At elevated temperatures (∼80 °C), thermally activated ion hopping accelerates relaxation of the stored state. This temperature-dependent retention behavior enables a thermally tunable fading memory response, where the persistence of the optically induced conductance state can be controlled through ionic dynamics. These results highlight how opto-ionic coupling at 2D/dielectric interfaces can introduce stimulus-responsive functionality in transistor architectures, providing a platform for devices that combine sensing and memory behavior within the gate stack.
Related Concept Videos
MOSFET: Enhancement Mode
In their basic form, enhancement-mode MOSFETs are typically non-conductive when the gate-source voltage (Vgs) is zero. This default 'off' state means no current...
Field Effect Transistor
Biasing of Metal-Semiconductor Junctions
In Schottky junctions, where the semiconductor is n-type, applying a positive voltage to the metal relative to the semiconductor reduces its Fermi...
Biasing of FET
In an N-channel JFET, the structure consists of N-type material forming the channel on a P-type substrate, with the gate...
Biasing of P-N Junction
In equilibrium, no external voltage is applied across the p-n junction. The depletion region is formed at the junction interface due to the diffusion of carriers, which leaves behind charged dopants, acceptors on the p-side, and donors on the n-side. These immobile charges create an electric field that prevents further diffusion of carriers. The related energy band...
MOS Capacitor
The metal gate is typically made from highly conductive materials such as aluminum or polysilicon. Beneath the metal gate lies a thin layer of...

