1Department of Computer Science, City University of Hong Kong, Kowloon, Hong Kong. dapeng@cs.cityu.edu.hk
You might also read
Articles linked to this work by shared authors, journal, and citation graph.
This study introduces an efficient VLSI system architecture for finite ring recursive reduction (FRRR) computations. The FRRR architecture offers the lowest silicon area complexity and high throughput compared to existing models.
Area of Science:
Background:
Purpose of the Study:
Main Methods:
Main Results:
Conclusions: