Jove
Visualize
Contact Us
JoVE
x logofacebook logolinkedin logoyoutube logo
ABOUT JoVE
OverviewLeadershipBlogJoVE Help Center
AUTHORS
Publishing ProcessEditorial BoardScope & PoliciesPeer ReviewFAQSubmit
LIBRARIANS
TestimonialsSubscriptionsAccessResourcesLibrary Advisory BoardFAQ
RESEARCH
JoVE JournalMethods CollectionsJoVE Encyclopedia of ExperimentsArchive
EDUCATION
JoVE CoreJoVE BusinessJoVE Science EducationJoVE Lab ManualFaculty Resource CenterFaculty Site
Terms & Conditions of Use
Privacy Policy
Policies

Filters

Ashwin Tunga

Showing results (1-10 of 3) with videos related to

Pageof 1
Sort By:
ACS Nano|January 17, 2024
Content-Addressable Memories and Transformable Logic Circuits Based on Ferroelectric Reconfigurable Transistors for In-Memory ComputingZijing Zhao, Junzhe Kang, Ashwin Tunga, et al.
ACS Nano|May 29, 2026
Nonvolatile Sequential Logic Enabled by CuInP<sub>2</sub>S<sub>6</sub> van der Waals Ferroelectric Field-Effect TransistorsHanwool Lee, Junzhe Kang, Ye Lin, et al.
ACS Nano|March 27, 2025
Non-Volatile Reconfigurable Four-Mode van der Waals Transistors and Transformable Logic CircuitsJunzhe Kang, Hanwool Lee, Ashwin Tunga, et al.
Pageof 1

Showing results (1-10 of 3) with videos related to

Sort By:
Pageof 1
ACS Nano|January 17, 2024
Content-Addressable Memories and Transformable Logic Circuits Based on Ferroelectric Reconfigurable Transistors for In-Memory ComputingZijing Zhao, Junzhe Kang, Ashwin Tunga, et al.
ACS Nano|May 29, 2026
Nonvolatile Sequential Logic Enabled by CuInP<sub>2</sub>S<sub>6</sub> van der Waals Ferroelectric Field-Effect TransistorsHanwool Lee, Junzhe Kang, Ye Lin, et al.
ACS Nano|March 27, 2025
Non-Volatile Reconfigurable Four-Mode van der Waals Transistors and Transformable Logic CircuitsJunzhe Kang, Hanwool Lee, Ashwin Tunga, et al.
Pageof 1