Jove
Visualize
Contact Us
JoVE
x logofacebook logolinkedin logoyoutube logo
ABOUT JoVE
OverviewLeadershipBlogJoVE Help Center
AUTHORS
Publishing ProcessEditorial BoardScope & PoliciesPeer ReviewFAQSubmit
LIBRARIANS
TestimonialsSubscriptionsAccessResourcesLibrary Advisory BoardFAQ
RESEARCH
JoVE JournalMethods CollectionsJoVE Encyclopedia of ExperimentsArchive
EDUCATION
JoVE CoreJoVE BusinessJoVE Science EducationJoVE Lab ManualFaculty Resource CenterFaculty Site
Terms & Conditions of Use
Privacy Policy
Policies

Filters

Mauricio Tosi

Showing results (1-10 of 2) with videos related to

Pageof 1
Sort By:
Optics Letters|August 29, 2025
On-chip high-speed and multilevel passive NOT gate on a silicon photonic platformMauricio Tosi, Saket Kaushal, Pablo Costanzo-Caso, et al.
Optics Express|September 23, 2025
Ultra-low loss optical delay lines based on silicon nitride SWG technologyMauricio Tosi, Marvin C Bustillos, Hao Sun, et al.
Pageof 1

Showing results (1-10 of 2) with videos related to

Sort By:
Pageof 1
Optics Letters|August 29, 2025
On-chip high-speed and multilevel passive NOT gate on a silicon photonic platformMauricio Tosi, Saket Kaushal, Pablo Costanzo-Caso, et al.
Optics Express|September 23, 2025
Ultra-low loss optical delay lines based on silicon nitride SWG technologyMauricio Tosi, Marvin C Bustillos, Hao Sun, et al.
Pageof 1