Search research articles

ABOUT JoVE

Overview Leadership Blog JoVE Help Center

AUTHORS

Publishing Process Editorial Board Scope & Policies Peer Review FAQ Submit

LIBRARIANS

Testimonials Subscriptions Access Resources Library Advisory Board FAQ

RESEARCH

JoVE Journal Methods Collections JoVE Encyclopedia of Experiments Archive

EDUCATION

JoVE Core JoVE Business JoVE Science Education JoVE Lab Manual Faculty Resource Center Faculty Site

Terms & Conditions of Use

Peng Suo

2PUBLICATIONS

4CO-AUTHORS

Electrical circuits and systemsElectrical energy generation (incl. renewables, excl. photovoltaics)

Featured researcher

Get your video featured.

Publish with JoVE

Featured researcher

Get your video featured.

Publish with JoVE

Publications (2)

Sort by Publication Date:

|Jun 17, 2025

Gate-Controlled Ultrafast Interlayer Carrier Flow in Gr/MoS<sub>2</sub> Heterostructures.

Chen Wang, Yu Chen, Peng Suo

|Mar 06, 2025

Revealing a Nonlinear Photocurrent in the Graphene/MoS<sub>2</sub> Heterostructure via Terahertz Emission Spectroscopy.

Yifan Cheng, Xian Lin, Chunwei Wang

Pageof 1

Frequent Collaborators

2 joint publications

Guohong Ma

1 joint publications

Zeyu Zhang

1 joint publications

Juan Du

1 joint publications

Weimin Liu

Frequent Collaborators

2 joint publications

Guohong Ma

1 joint publications

Zeyu Zhang

1 joint publications

Juan Du

1 joint publications

Weimin Liu

Top Related Videos

Optimized Fabrication Procedure for High-Quality Graphene-based Moiré Superlattice Devices

Optimized Fabrication Procedure for High-Quality Graphene-based Moiré Superlattice Devices

Published on : Jul 11, 2025

Fabrication of Gate-tunable Graphene Devices for Scanning Tunneling Microscopy Studies with Coulomb Impurities

Fabrication of Gate-tunable Graphene Devices for Scanning Tunneling Microscopy Studies with Coulomb Impurities

Published on : Jul 24, 2015

See more related videos

Top Related Videos

Optimized Fabrication Procedure for High-Quality Graphene-based Moiré Superlattice Devices

Optimized Fabrication Procedure for High-Quality Graphene-based Moiré Superlattice Devices

Published on : Jul 11, 2025

Fabrication of Gate-tunable Graphene Devices for Scanning Tunneling Microscopy Studies with Coulomb Impurities

Fabrication of Gate-tunable Graphene Devices for Scanning Tunneling Microscopy Studies with Coulomb Impurities

Published on : Jul 24, 2015

See more related videos