Search research articles

ABOUT JoVE

Overview Leadership Blog JoVE Help Center

AUTHORS

Publishing Process Editorial Board Scope & Policies Peer Review FAQ Submit

LIBRARIANS

Testimonials Subscriptions Access Resources Library Advisory Board FAQ

RESEARCH

JoVE Journal Methods Collections JoVE Encyclopedia of Experiments Archive

EDUCATION

JoVE Core JoVE Business JoVE Science Education JoVE Lab Manual Faculty Resource Center Faculty Site

Terms & Conditions of Use

Alejandro Serrano

1PUBLICATIONS

1CO-AUTHORS

Power electronics

Featured researcher

Get your video featured.

Publish with JoVE

Featured researcher

Get your video featured.

Publish with JoVE

Publications (1)

Sort by Publication Date:

|Nov 16, 2017

A Comparison of FPGA and GPGPU Designs for Bayesian Occupancy Filters.

Luis Medina, Miguel Diez-Ochoa, Raul Correal

Pageof 1

Frequent Collaborators

1 joint publications

Jorge Villagra

Frequent Collaborators

1 joint publications

Jorge Villagra

Top Related Videos

A Novel Bayesian Change-point Algorithm for Genome-wide Analysis of Diverse ChIPseq Data Types

A Novel Bayesian Change-point Algorithm for Genome-wide Analysis of Diverse ChIPseq Data Types

Published on : Dec 10, 2012

See more related videos

Top Related Videos

A Novel Bayesian Change-point Algorithm for Genome-wide Analysis of Diverse ChIPseq Data Types

A Novel Bayesian Change-point Algorithm for Genome-wide Analysis of Diverse ChIPseq Data Types

Published on : Dec 10, 2012

See more related videos