Search research articles

ABOUT JoVE

Overview Leadership Blog JoVE Help Center

AUTHORS

Publishing Process Editorial Board Scope & Policies Peer Review FAQ Submit

LIBRARIANS

Testimonials Subscriptions Access Resources Library Advisory Board FAQ

RESEARCH

JoVE Journal Methods Collections JoVE Encyclopedia of Experiments Archive

EDUCATION

JoVE Core JoVE Business JoVE Science Education JoVE Lab Manual Faculty Resource Center Faculty Site

Terms & Conditions of Use

Wei Pan

4PUBLICATIONS

16CO-AUTHORS

Molecular and organic electronicsElemental semiconductorsOptical properties of materials

Featured researcher

Get your video featured.

Publish with JoVE

Featured researcher

Get your video featured.

Publish with JoVE

Publications (4)

Sort by Publication Date:

|Jan 15, 2026

Semiconductor Meta-Graphene and Valleytronics.

Praveen Pai, Aron W Cummings, Alexander Cerjan

|Jun 06, 2025

Lithography-Defined Semiconductor Moirés with Anomalous In-Gap Quantum Hall States.

Wei Pan, D Bruce Burckel, Catalin D Spataru

|Jun 27, 2022

Evidence of decoupling of surface and bulk states in Dirac semimetal Cd<sub>3</sub>As<sub>2</sub>.

W Yu, D X Rademacher, N R Valdez

|Nov 20, 2021

Magneto-transport evidence for strong topological insulator phase in ZrTe<sub>5</sub>.

Jingyue Wang, Yuxuan Jiang, Tianhao Zhao

Pageof 1

Frequent Collaborators

2 joint publications

Dmitry Smirnov

2 joint publications

Zhigang Jiang

1 joint publications

Jingyue Wang

1 joint publications

Yuxuan Jiang

1 joint publications

Xiaosong Wu

1 joint publications

Martin Mourigal

1 joint publications

Haidong Zhou

1 joint publications

Keshab R Sapkota

1 joint publications

Zachery A Enderson

1 joint publications

Komalavalli Thirunavukkuarasu

Frequent Collaborators

2 joint publications

Dmitry Smirnov

2 joint publications

Zhigang Jiang

1 joint publications

Jingyue Wang

1 joint publications

Yuxuan Jiang

Top Related Videos

A Standard and Reliable Method to Fabricate Two-Dimensional Nanoelectronics

A Standard and Reliable Method to Fabricate Two-Dimensional Nanoelectronics

Published on : Aug 28, 2018

Optimized Fabrication Procedure for High-Quality Graphene-based Moiré Superlattice Devices

Optimized Fabrication Procedure for High-Quality Graphene-based Moiré Superlattice Devices

Published on : Jul 11, 2025

Scalable Quantum Integrated Circuits on Superconducting Two-Dimensional Electron Gas Platform

Scalable Quantum Integrated Circuits on Superconducting Two-Dimensional Electron Gas Platform

Published on : Aug 02, 2019

See more related videos

Top Related Videos

A Standard and Reliable Method to Fabricate Two-Dimensional Nanoelectronics

A Standard and Reliable Method to Fabricate Two-Dimensional Nanoelectronics

Published on : Aug 28, 2018

Optimized Fabrication Procedure for High-Quality Graphene-based Moiré Superlattice Devices

Optimized Fabrication Procedure for High-Quality Graphene-based Moiré Superlattice Devices

Published on : Jul 11, 2025

Scalable Quantum Integrated Circuits on Superconducting Two-Dimensional Electron Gas Platform

Scalable Quantum Integrated Circuits on Superconducting Two-Dimensional Electron Gas Platform

Published on : Aug 02, 2019

See more related videos