Yi-Heng Lin

1PUBLICATIONS
5CO-AUTHORS
Digital processor architectures
Featured researcher

Get your video featured.

JoVEPublish with JoVE
Journal

Publications (1)

|Mar 02, 2020
A high resolution time-to-digital-convertor based on a carry-chain and DSP48E1 adders in a 28-nm field-programmable-gate-array.

Xi Qin, Ming-Dong Zhu, Wen-Zhe Zhang

Pageof 1