Miroslav Ježek

2PUBLICATIONS
4CO-AUTHORS
Digital processor architecturesCircuits and systems
Featured researcher

Get your video featured.

JoVEPublish with JoVE
Journal

Publications (2)

|Dec 02, 2021
Non-blocking programmable delay line with minimal dead time and tens of picoseconds jitter.

Glib Mazin, Aleš Stejskal, Michal Dudka

|May 03, 2018
Arbitrary digital pulse sequence generator with delay-loop timing.

Radim Hošák, Miroslav Ježek

Pageof 1