Search research articles

ABOUT JoVE

Overview Leadership Blog JoVE Help Center

AUTHORS

Publishing Process Editorial Board Scope & Policies Peer Review FAQ Submit

LIBRARIANS

Testimonials Subscriptions Access Resources Library Advisory Board FAQ

RESEARCH

JoVE Journal Methods Collections JoVE Encyclopedia of Experiments Archive

EDUCATION

JoVE Core JoVE Business JoVE Science Education JoVE Lab Manual Faculty Resource Center Faculty Site

Terms & Conditions of Use

Run-Ze Yu

1PUBLICATIONS

0CO-AUTHORS

Microelectronics

Featured researcher

Get your video featured.

Publish with JoVE

Featured researcher

Get your video featured.

Publish with JoVE

Publications (1)

Sort by Publication Date:

|Sep 09, 2023

Negative Design Margin Realization through Deep Path Activity Detection Combined with Dynamic Voltage Scaling in a 55 nm Near-Threshold 32-Bit Microcontroller.

Run-Ze Yu, Zhen-Hao Li, Xi Deng

Pageof 1

Frequent Collaborators

Frequent Collaborators

Top Related Videos

In Situ Transmission Electron Microscopy with Biasing and Fabrication of Asymmetric Crossbars Based on Mixed-Phased <em>a</em>-VO<sub><em>x</em></sub>

In Situ Transmission Electron Microscopy with Biasing and Fabrication of Asymmetric Crossbars Based on Mixed-Phased <em>a</em>-VO<sub><em>x</em></sub>

Published on : May 13, 2020

See more related videos

Top Related Videos

In Situ Transmission Electron Microscopy with Biasing and Fabrication of Asymmetric Crossbars Based on Mixed-Phased <em>a</em>-VO<sub><em>x</em></sub>

In Situ Transmission Electron Microscopy with Biasing and Fabrication of Asymmetric Crossbars Based on Mixed-Phased <em>a</em>-VO<sub><em>x</em></sub>

Published on : May 13, 2020

See more related videos