Video Experimental Relacionado
Updated: Sep 10, 2025
05:39
Scalable Quantum Integrated Circuits on Superconducting Two-Dimensional Electron Gas Platform
Published on: August 2, 2019
9.7K
Amplia capacidad eléctrica de la división del valle en un pozo cuántico de silicio con aislante de doble puerta
Nathan Aubergier1,2, Vincent T Renard2, Sylvain Barraud3
1Laboratoire National des Champs Magnétiques Intenses, CNRS, LNCMI, EMFL, Université Grenoble Alpes, Univ Toulouse 3, INSA Toulouse, EMFL, F-38042 Grenoble, France.
Nano letters
|August 27, 2025
Resumen
Los investigadores investigaron la división del valle en pozos cuánticos de silicio utilizando mediciones de transporte. Encontraron que el sesgo electrostático en la interfaz de dióxido de silicio aumenta significativamente la división del valle, ofreciendo una nueva forma de controlar el comportamiento de los electrones en 2D.
Área de la Ciencia:
- Física de la materia condensada
- Ciencias de los materiales
- Mecánica Cuántica
Sus antecedentes:
- La división de valles en sistemas de electrones bidimensionales (2D) es crucial para las aplicaciones de dispositivos cuánticos.
- Comprender y controlar la división del valle en sistemas basados en silicio es esencial para el avance de las tecnologías cuánticas.
- Las propiedades de la interfaz influyen significativamente en el comportamiento electrónico de los gases de electrones 2D en las heteroestructuras de semiconductores.
Objetivo del estudio:
- Para investigar la división del valle de electrones 2D en pozos cuánticos de silicio en aislante (SOI).
- Explorar el efecto del sesgo electrostático y las propiedades de la interfaz en la división del valle.
- Identificar parámetros experimentales para manipular la división del valle en sistemas de silicio 2D.
Principales métodos:
- Las mediciones de transporte eléctrico a baja temperatura se realizaron en pozos cuánticos SOI de doble puerta.
- Se aplicaron campos magnéticos para sondear el fenómeno de división del valle.
- El sesgo electrostático (δn) se varió sistemáticamente para estudiar su influencia en la división del valle.
Principales resultados:
- La división del valle en la interfaz enterrada de SiO2 aumenta con el sesgo electrostático (δn), alcanzando hasta 6,3 meV.
- Este aumento en la división del valle es independiente de la concentración total de portadores.
- Se observó una división de valle más pequeña en la interfaz frontal con un dieléctrico de alta k, lo que demuestra la capacidad de ajuste dentro de un solo dispositivo.
Conclusiones:
- El sesgo electrostático (δn) es un parámetro experimental clave para ajustar la división del valle inducida por la interfaz en sistemas de silicio 2D.
- Las propiedades de la función de onda en la interfaz, influenciadas por δn, dictan la magnitud de la división del valle.
- Las estructuras SOI de doble puerta ofrecen una plataforma versátil para controlar la dinámica del valle en sistemas de electrones 2D.
Videos de Conceptos Relacionados
01:27Biasing of Metal-Semiconductor Junctions
331
Biasing metal-semiconductor junctions involves applying a voltage across the junction. Specifically, the metal is connected to a voltage source, while the semiconductor is grounded. This technique is essential for controlling the direction and magnitude of current flow in electronic devices, including diodes, transistors, and photovoltaic cells.
In Schottky junctions, where the semiconductor is n-type, applying a positive voltage to the metal relative to the semiconductor reduces its Fermi...
In Schottky junctions, where the semiconductor is n-type, applying a positive voltage to the metal relative to the semiconductor reduces its Fermi...
331
01:22MOSFET: Enhancement Mode
478
Enhancement-mode MOSFETs are pivotal components in electronics, distinguished by their capacity to act as highly efficient switches. They are part of the larger family of metal-oxide Semiconductor Field-Effect Transistors (MOSFETs). They are available in two types: p-channel and n-channel, each tailored to specific polarity operations.
In their basic form, enhancement-mode MOSFETs are typically non-conductive when the gate-source voltage (Vgs) is zero. This default 'off' state means no...
In their basic form, enhancement-mode MOSFETs are typically non-conductive when the gate-source voltage (Vgs) is zero. This default 'off' state means no...
478
01:22Biasing of FET
368
Biasing a Junction Field Effect Transistor (JFET) is crucial for setting operational parameters and ensuring efficient functioning in electronic circuits. JFETs are characterized by using a single carrier type in N-channel or P-channel configurations, where the channel is surrounded by PN junctions. These junctions are central to the device's ability to control current flow.
In an N-channel JFET, the structure consists of N-type material forming the channel on a P-type substrate, with the...
In an N-channel JFET, the structure consists of N-type material forming the channel on a P-type substrate, with the...
368
01:16Biasing of P-N Junction
839
The operation of a p-n junction diode involves various biasing conditions, including forward bias, reverse bias, and equilibrium.
In equilibrium, no external voltage is applied across the p-n junction. The depletion region is formed at the junction interface due to the diffusion of carriers, which leaves behind charged dopants, acceptors on the p-side, and donors on the n-side. These immobile charges create an electric field that prevents further diffusion of carriers. The related energy band...
In equilibrium, no external voltage is applied across the p-n junction. The depletion region is formed at the junction interface due to the diffusion of carriers, which leaves behind charged dopants, acceptors on the p-side, and donors on the n-side. These immobile charges create an electric field that prevents further diffusion of carriers. The related energy band...
839
01:24Metal-Semiconductor Junctions
505
The contact of metal and semiconductor can lead to the formation of a junction with either Schottky or Ohmic behavior.
Schottky Barriers
Schottky barriers arise when a metal with a work function (Φm) contacts a semiconductor with a different work function (Φs). Initially, electrons transfer until the Fermi levels of the metal and semiconductor align at equilibrium. For instance, if Φm > Φs, the semiconductor Fermi level is higher than the metal's before contact. The...
Schottky Barriers
Schottky barriers arise when a metal with a work function (Φm) contacts a semiconductor with a different work function (Φs). Initially, electrons transfer until the Fermi levels of the metal and semiconductor align at equilibrium. For instance, if Φm > Φs, the semiconductor Fermi level is higher than the metal's before contact. The...
505
01:12Fermi Level Dynamics
339
The vacuum level denotes the energy threshold required for an electron to escape from a material surface. It is usually positioned above the conduction band of a semiconductor and acts as a benchmark for comparing electron energies within various materials.
Electron affinity in semiconductors refers to the energy gap between the minimum of its conduction band and the vacuum level and it is a critical parameter in determining how easily a semiconductor can accept additional electrons.
The work...
Electron affinity in semiconductors refers to the energy gap between the minimum of its conduction band and the vacuum level and it is a critical parameter in determining how easily a semiconductor can accept additional electrons.
The work...
339