2次元フィールド効果トランジスタの3次元統合
Darsith Jayachandran1, Rahul Pendurthi2, Muhtasim Ul Karim Sadaf3
1Engineering Science and Mechanics, Penn State University, University Park, PA, USA. darsith6@gmail.com.
Nature
|January 10, 2024
まとめ
研究者は,高度な半導体デバイスのための二次元 (2D) ナノマテリアルの新しい三次元 (3D) 統合を実証している. この突破は,現在のシリコンの能力を超えた 高密度で多機能な統合回路を可能にします.
科学分野:
- 半導体物理学と材料科学
- ナノテクノロジーと高度な材料の統合
- 集積回路の設計と製造
背景:
- 三次元 (3D) 統合により,デバイスの密度 ("More Moore") と機能性 ("More than Moore") が向上する.
- 既存の3D統合は主にシリコンを使用し,2D材料のような新興ナノマテリアルの探索は限られている.
- 2D素材は次世代の電子アプリケーションに適したユニークな特性を持っています.
研究 の 目的:
- 二次元 (2D) ナノマテリアルの単体3D統合をウェーファースケールで実証する.
- モリブデン二硫化物 (MoS2) やトングステン二セレニド (WSe2) のような異なる二次元材料を用いた多層統合を調査する.
- センサーと記憶機能を備えた機能的な3D統合回路を実現する.
主な方法:
- MoS2を使用したワッフルスケールの2層単体3D統合回路の製造.
- MoS2とWSe2の両方を組み込む3層の3D統合回路の構築
- 3D統合のための45 nmチャネル長を持つスケール化されたMoS2フィールド効果トランジスタ (FET) の開発.
主要な成果:
- 一層あたり1万 MoS2 FETを超える単体二層 3D 統合の実証に成功した.
- MoS2とWSe2を使用して,各層あたり約500のFETで3層の3D統合を達成しました.
- センシングとデータストレージを含む多機能機能を備えたスケール化された MoS2 FET を搭載した3D回路を実現しました.
結論:
- 2Dナノマテリアルのための開発された3D統合技術は,高密度で機能的に多様な統合回路の基盤を提供します.
- 3次元における複数の階層と複雑な機能の 単体統合への道を切り開きます
- 展示された多機能3D回路は,次世代の電子システムにおける2D材料の可能性を強調しています.
関連する概念動画
Field Effect Transistor
407
Field-effect transistors (FETs) are integral to electronic circuits and distinguished by their three-terminal setup: the gate, drain, and source. These transistors operate as unipolar devices, which utilize either electrons or holes as charge carriers, in contrast to bipolar transistors, which use both types of carriers. The primary function of the FET is to modulate the flow of these carriers from the source to the drain through a channel. The voltage difference between the gate and source...
407
Biasing of FET
281
Biasing a Junction Field Effect Transistor (JFET) is crucial for setting operational parameters and ensuring efficient functioning in electronic circuits. JFETs are characterized by using a single carrier type in N-channel or P-channel configurations, where the channel is surrounded by PN junctions. These junctions are central to the device's ability to control current flow.
In an N-channel JFET, the structure consists of N-type material forming the channel on a P-type substrate, with the...
In an N-channel JFET, the structure consists of N-type material forming the channel on a P-type substrate, with the...
281
Bipolar Junction Transistor
761
Bipolar Junction Transistors (BJTs) are essential elements in electronic circuits, playing a crucial role in the functionality of amplifiers, memories, and microprocessors. These transistors can be designed as NPN or PNP based on their doping patterns. They consist of three layers: the emitter, base, and collector. The configuration of these layers and their respective doping levels—with N-type or P-type impurities—define the transistor's type and its operational...
761
MOSFET
472
The Metal-Oxide-Semiconductor Field-Effect Transistor (MOSFET) plays a pivotal role in modern electronics thanks to its versatility and efficiency in controlling electrical currents. This device, also known as IGFET, MISFET, and MOSFET, has three main terminals: the Source, Drain, and Gate. MOSFETs are classified into n-channel or p-channel types based on the doping characteristics of their substrate and the source or drain regions.
In an n-MOSFET, the structure includes n-type source and drain...
In an n-MOSFET, the structure includes n-type source and drain...
472
MOSFET: Enhancement Mode
337
Enhancement-mode MOSFETs are pivotal components in electronics, distinguished by their capacity to act as highly efficient switches. They are part of the larger family of metal-oxide Semiconductor Field-Effect Transistors (MOSFETs). They are available in two types: p-channel and n-channel, each tailored to specific polarity operations.
In their basic form, enhancement-mode MOSFETs are typically non-conductive when the gate-source voltage (Vgs) is zero. This default 'off' state means no...
In their basic form, enhancement-mode MOSFETs are typically non-conductive when the gate-source voltage (Vgs) is zero. This default 'off' state means no...
337
Biasing of Metal-Semiconductor Junctions
259
Biasing metal-semiconductor junctions involves applying a voltage across the junction. Specifically, the metal is connected to a voltage source, while the semiconductor is grounded. This technique is essential for controlling the direction and magnitude of current flow in electronic devices, including diodes, transistors, and photovoltaic cells.
In Schottky junctions, where the semiconductor is n-type, applying a positive voltage to the metal relative to the semiconductor reduces its Fermi...
In Schottky junctions, where the semiconductor is n-type, applying a positive voltage to the metal relative to the semiconductor reduces its Fermi...
259


