Jove
Visualize
联系我们
JoVE
x logofacebook logolinkedin logoyoutube logo
关于 JoVE
概览领导团队博客JoVE 帮助中心
作者
出版流程编辑委员会范围与政策同行评审常见问题投稿
图书馆员
用户评价订阅访问资源图书馆顾问委员会常见问题
研究
JoVE JournalMethods CollectionsJoVE Encyclopedia of Experiments存档
教育
JoVE CoreJoVE BusinessJoVE Science EducationJoVE Lab Manual教师资源中心教师网站
使用条款与条件
隐私政策
政策

相关概念视频

PD Controller: Design01:26

PD Controller: Design

278
In automotive engineering, car suspension systems often employ Proportional Derivative (PD) controllers to enhance performance. PD controllers are utilized to adjust the damping force in response to road conditions. A controller, acting as an amplifier with a constant gain, demonstrates proportional control, with output directly mirroring input.
Designing a continuous-data controller requires selecting and linking components like adders and integrators, which are fundamental in Proportional,...
278
PI Controller: Design01:24

PI Controller: Design

329
Proportional Integral (PI) controllers are a fundamental component in modern control systems, widely used to enhance performance and mitigate steady-state errors. They are particularly effective in applications such as automatic brightness adjustment on smartphones, where they excel at mitigating steady-state errors for step-function inputs. Unlike PD controllers, which require time-varying errors to function optimally, PI controllers leverage their integral component to address residual...
329

您也可能阅读

相关文章

通过共同作者、期刊和引用图与本文相关的文章。

排序
Same author

SSPRD: A Shared-Storage-Based Hardware Packet Reordering and Deduplication System for Multipath Transmission in Wide Area Networks.

Micromachines·2024
Same author

High-Performance Reconfigurable Pipeline Implementation for FPGA-Based SmartNIC.

Micromachines·2024
Same author

QGWFQS: A Queue-Group-Based Weight Fair Queueing Scheduler on FPGA.

Micromachines·2023
查看所有相关文章

相关实验视频

Updated: Jul 18, 2025

Design and Synthesis of a Reconfigurable DNA Accordion Rack
07:44

Design and Synthesis of a Reconfigurable DNA Accordion Rack

Published on: August 15, 2018

7.1K

基于FPGA的动态可配置数据包解析器的设计

Ying Sun1,2, Zhichuan Guo1,2

  • 1National Network New Media Engineering Research Center, Institute of Acoustics, Chinese Academy of Sciences, No. 21, North Fourth Ring Road, Haidian District, Beijing 100190, China.

Micromachines
|August 26, 2023
PubMed
概括

我们为可编程网络开发了一个动态的,低延迟的FPGA解析器,克服了传统解析器的局限性. 这种可适应的解决方案实现了高吞吐量和最小的延迟,以实现高效的网络数据处理.

关键词:
在FPGA中,FPGA是指FPGA.动态 可配置 可配置.低延伸度 低延伸度 低延伸度一个数据包解析器.

更多相关视频

Generation of Dynamical Environmental Conditions using a High-Throughput Microfluidic Device
14:48

Generation of Dynamical Environmental Conditions using a High-Throughput Microfluidic Device

Published on: April 17, 2021

4.1K
High-precision Electromagnetic Flowmeter with Empty Pipe Detection via Complex Programmable Logic Device-based Waveform Recognition
05:11

High-precision Electromagnetic Flowmeter with Empty Pipe Detection via Complex Programmable Logic Device-based Waveform Recognition

Published on: June 27, 2025

55

相关实验视频

Last Updated: Jul 18, 2025

Design and Synthesis of a Reconfigurable DNA Accordion Rack
07:44

Design and Synthesis of a Reconfigurable DNA Accordion Rack

Published on: August 15, 2018

7.1K
Generation of Dynamical Environmental Conditions using a High-Throughput Microfluidic Device
14:48

Generation of Dynamical Environmental Conditions using a High-Throughput Microfluidic Device

Published on: April 17, 2021

4.1K
High-precision Electromagnetic Flowmeter with Empty Pipe Detection via Complex Programmable Logic Device-based Waveform Recognition
05:11

High-precision Electromagnetic Flowmeter with Empty Pipe Detection via Complex Programmable Logic Device-based Waveform Recognition

Published on: June 27, 2025

55

科学领域:

  • 计算机工程 计算机工程
  • 网络架构 网络架构
  • 硬件加速器 硬件加速器

背景情况:

  • 传统的固定类型协议解析器很难满足现代可编程网络的动态需求.
  • 现有的解决方案往往面临着延迟和配置能力的限制,阻碍了网络灵活性.

研究的目的:

  • 提出一个动态和可配置的低延迟解析器,在现场可编程网关数组 (FPGA) 上实现.
  • 通过解决传统协议解析器的局限性来提高网络的适应性和效率.

主要方法:

  • 设计了一个FPGA架构,包括三个协议分析模块和TCAM-SRAM,以实现高效的数据处理.
  • 优化状态机器和并行提取匹配以减少延迟.
  • 引入了链接映射和容器概念,以灵活制定规则和增强解析器可扩展性,通过软件定义网络 (SDN) 实现动态配置.

主要成果:

  • 在Xilinx超大尺度+FPGA上实现了超过80 Gbps的吞吐量.
  • 在Layer 4 (L4) 协议解析中显示的最大延迟仅为36纳秒.
  • 使用基于 cocotb 的框架验证和模拟设计.

结论:

  • 提出的动态FPGA解析器为可编程网络提供了低延迟,高吞吐量解决方案.
  • 该架构通过动态SDN控制提供灵活适应各种网络场景.
  • 这种方法显著改善了传统的固定类型协议解析器的局限性.