在单层半导体中激发分布的室温高速电调制
Guangpeng Zhu1, Lan Zhang1, Wenfei Li1
1Jiangsu Key Laboratory for Carbon-Based Functional Materials and Devices, Institute of Functional Nano and Soft Materials (FUNSOM), Soochow University, Suzhou, 215123, PR China.
Nature communications
|October 23, 2023
概括
研究人员使用横向偏差实现了单层半导体中激电分布的室温超快电调节. 这一突破使得通过控制芯片上的激子流来实现高速激电装置.
科学领域:
- 凝聚物质物理学 凝聚物质物理学
- 材料科学 材料科学 材料科学
- 纳米技术纳米技术
背景情况:
- 单层半导体中的刺激子具有很大的结合能,显示了集成纳米电子和光子电路的前景.
- 在芯片上实现超快速,室温电气控制激子仍然是一个重大挑战.
研究的目的:
- 为了证明在室温下单层半导体中激电分布和流动的高速电调制.
- 为未来的设备应用研究陷辅助刺激子工程的基本机制.
主要方法:
- 使用侧向偏差应用于单层半导体接口.
- 在单层/电极接口上诱导交替电荷的捕获/释放.
- 分析由此产生的不均载体和刺激分布.
主要成果:
- 在室温下实现了激电分布的高速 (低至5 ns的切换时间) 电调制.
- 证明了对飞机内激发性群体的偏差驱动控制,模仿激发性流动.
- 观察到调制幅度依赖于偏差和与陷状态相关的和.
结论:
- 陷辅助激子工程是一种可行的方法,用于控制2D材料中的激子.
- 这些发现为开发高速,室温二维激发装置和电路铺平了道路.
相关概念视频
Biasing of Metal-Semiconductor Junctions
261
Biasing metal-semiconductor junctions involves applying a voltage across the junction. Specifically, the metal is connected to a voltage source, while the semiconductor is grounded. This technique is essential for controlling the direction and magnitude of current flow in electronic devices, including diodes, transistors, and photovoltaic cells.
In Schottky junctions, where the semiconductor is n-type, applying a positive voltage to the metal relative to the semiconductor reduces its Fermi...
In Schottky junctions, where the semiconductor is n-type, applying a positive voltage to the metal relative to the semiconductor reduces its Fermi...
261
MOSFET: Enhancement Mode
362
Enhancement-mode MOSFETs are pivotal components in electronics, distinguished by their capacity to act as highly efficient switches. They are part of the larger family of metal-oxide Semiconductor Field-Effect Transistors (MOSFETs). They are available in two types: p-channel and n-channel, each tailored to specific polarity operations.
In their basic form, enhancement-mode MOSFETs are typically non-conductive when the gate-source voltage (Vgs) is zero. This default 'off' state means no...
In their basic form, enhancement-mode MOSFETs are typically non-conductive when the gate-source voltage (Vgs) is zero. This default 'off' state means no...
362
Metal-Semiconductor Junctions
355
The contact of metal and semiconductor can lead to the formation of a junction with either Schottky or Ohmic behavior.
Schottky Barriers
Schottky barriers arise when a metal with a work function (Φm) contacts a semiconductor with a different work function (Φs). Initially, electrons transfer until the Fermi levels of the metal and semiconductor align at equilibrium. For instance, if Φm > Φs, the semiconductor Fermi level is higher than the metal's before contact. The...
Schottky Barriers
Schottky barriers arise when a metal with a work function (Φm) contacts a semiconductor with a different work function (Φs). Initially, electrons transfer until the Fermi levels of the metal and semiconductor align at equilibrium. For instance, if Φm > Φs, the semiconductor Fermi level is higher than the metal's before contact. The...
355
Fermi Level Dynamics
258
The vacuum level denotes the energy threshold required for an electron to escape from a material surface. It is usually positioned above the conduction band of a semiconductor and acts as a benchmark for comparing electron energies within various materials.
Electron affinity in semiconductors refers to the energy gap between the minimum of its conduction band and the vacuum level and it is a critical parameter in determining how easily a semiconductor can accept additional electrons.
The work...
Electron affinity in semiconductors refers to the energy gap between the minimum of its conduction band and the vacuum level and it is a critical parameter in determining how easily a semiconductor can accept additional electrons.
The work...
258
Types of Semiconductors
618
Intrinsic semiconductors are highly pure materials with no impurities. At absolute zero, these semiconductors behave as perfect insulators because all the valence electrons are bound, and the conduction band is empty, disallowing electrical conduction. The Fermi level is a concept used to describe the probability of occupancy of energy levels by electrons at thermal equilibrium. In intrinsic semiconductors, the Fermi level is positioned at the midpoint of the energy gap at absolute zero. When...
618
Fermi Level
630
The Fermi-Dirac function is represented by an S-shaped curve indicating the probability of an energy state being occupied by an electron at a given temperature. The Fermi level is the energy level at which there is a fifty percent chance of finding an electron, and it is positioned between the lower-energy valence band and the higher-energy conduction band.
At absolute zero temperature, electrons fill all energy states up to the Fermi level, leaving upper states empty. As the temperature rises,...
At absolute zero temperature, electrons fill all energy states up to the Fermi level, leaving upper states empty. As the temperature rises,...
630


