在多晶BiFeO3中的极化对齐光电极用于调节带曲的光电极
Xianlong Li1, Zhiliang Wang1, Wenzhong Ji2
1Nanomaterials Centre, School of Chemical Engineering, Australian Institute for Bioengineering and Nanotechnology, The University of Queensland, St Lucia, Queensland 4072, Australia.
ACS nano
|November 10, 2023
概括
在使用外部抛光的铁电BiFeO3光电极中对齐二极极矩显著提高了太阳能转换的电荷分离和传输效率. 这种方法提供了一种调整半导体性能的新方法.
科学领域:
- 材料科学 材料科学 材料科学
- 可再生能源可再生能源是可再生能源.
- 半导体物理 半导体物理
背景情况:
- 半导体极化调节带曲通过去极化电场 (EDP),影响电荷分离和转移 (CST).
- 多晶半导体中的随机双极方向限制了极化效应,阻碍了高效的CST.
- 开发方法来对齐多晶光电极中的二极体对于最大限度地极化和提高性能至关重要.
研究的目的:
- 为了研究外部抛光对铁电BiFeO3光电极对齐对二极极对齐的影响.
- 通过可控偏振来证明电荷分离和转移 (CST) 效率的可调性.
- 为了在铁电光电极中建立外部抛光电压和表面电位之间的关系.
主要方法:
- 使用铁电BiFeO3作为光电极材料.
- 应用外部偏移电压来抛光光电极.
- 在不同抛光条件下测量和比较CST效率 (-40V和+40V).
- 分析抛光电压与表面电位之间的关系.
主要成果:
- BiFeO3光电极的外部抛光有效地调整了二极点,调整了CST的效率.
- -40V的负偏差提高了CST效率超过110%.
- +40 V 抛光将 CST 效率降低到原值的 41%,证明了可调节的控制.
- 在外部抛光电压和表面电位之间观察到几乎线性相关性.
结论:
- 铁电光电极中的控制双极对齐为增强太阳能转换提供了有效的策略.
- 外部抛光提供了一个可调节的机制来调节半导体中的带曲和电荷转移.
- 这项研究为先进的铁电驱动太阳能应用开辟了道路.
相关概念视频
Biasing of P-N Junction
The operation of a p-n junction diode involves various biasing conditions, including forward bias, reverse bias, and equilibrium.
In equilibrium, no external voltage is applied across the p-n junction. The depletion region is formed at the junction interface due to the diffusion of carriers, which leaves behind charged dopants, acceptors on the p-side, and donors on the n-side. These immobile charges create an electric field that prevents further diffusion of carriers. The related energy band...
In equilibrium, no external voltage is applied across the p-n junction. The depletion region is formed at the junction interface due to the diffusion of carriers, which leaves behind charged dopants, acceptors on the p-side, and donors on the n-side. These immobile charges create an electric field that prevents further diffusion of carriers. The related energy band...
Biasing of FET
Biasing a Junction Field Effect Transistor (JFET) is crucial for setting operational parameters and ensuring efficient functioning in electronic circuits. JFETs are characterized by using a single carrier type in N-channel or P-channel configurations, where the channel is surrounded by PN junctions. These junctions are central to the device's ability to control current flow.
In an N-channel JFET, the structure consists of N-type material forming the channel on a P-type substrate, with the gate...
In an N-channel JFET, the structure consists of N-type material forming the channel on a P-type substrate, with the gate...


