Jove
Visualize
联系我们
JoVE
x logofacebook logolinkedin logoyoutube logo
关于 JoVE
概览领导团队博客JoVE 帮助中心
作者
出版流程编辑委员会范围与政策同行评审常见问题投稿
图书馆员
用户评价订阅访问资源图书馆顾问委员会常见问题
研究
JoVE JournalMethods CollectionsJoVE Encyclopedia of Experiments存档
教育
JoVE CoreJoVE BusinessJoVE Science EducationJoVE Lab Manual教师资源中心教师网站
使用条款与条件
隐私政策
政策

相关概念视频

MOS Capacitor01:25

MOS Capacitor

759
A Metal-Oxide-Semiconductor (MOS) capacitor is a fundamental structure used extensively in semiconductor device technology, particularly in the fabrication of integrated circuits and MOSFETs (metal-oxide-semiconductor field-effect transistors). The MOS capacitor consists of three layers: a metal gate, a dielectric oxide, and a semiconductor substrate.
The metal gate is typically made from highly conductive materials such as aluminum or polysilicon. Beneath the metal gate lies a thin layer of...
759
MOSFET: Enhancement Mode01:22

MOSFET: Enhancement Mode

320
Enhancement-mode MOSFETs are pivotal components in electronics, distinguished by their capacity to act as highly efficient switches. They are part of the larger family of metal-oxide Semiconductor Field-Effect Transistors (MOSFETs). They are available in two types: p-channel and n-channel, each tailored to specific polarity operations.
In their basic form, enhancement-mode MOSFETs are typically non-conductive when the gate-source voltage (Vgs) is zero. This default 'off' state means no...
320
MOSFET01:16

MOSFET

450
The Metal-Oxide-Semiconductor Field-Effect Transistor (MOSFET) plays a pivotal role in modern electronics thanks to its versatility and efficiency in controlling electrical currents. This device, also known as IGFET, MISFET, and MOSFET, has three main terminals: the Source, Drain, and Gate. MOSFETs are classified into n-channel or p-channel types based on the doping characteristics of their substrate and the source or drain regions.
In an n-MOSFET, the structure includes n-type source and drain...
450
Metal-Semiconductor Junctions01:24

Metal-Semiconductor Junctions

330
The contact of metal and semiconductor can lead to the formation of a junction with either Schottky or Ohmic behavior.
Schottky Barriers
Schottky barriers arise when a metal with a work function (Φm) contacts a semiconductor with a different work function (Φs). Initially, electrons transfer until the Fermi levels of the metal and semiconductor align at equilibrium. For instance, if Φm > Φs, the semiconductor Fermi level is higher than the metal's before contact. The...
330
MOSFET: Depletion Mode01:20

MOSFET: Depletion Mode

343
Depletion-mode MOSFETs represent a unique subset of MOSFET technology, functioning fundamentally differently from their enhancement-mode counterparts. Unlike enhancement MOSFETs, which require a positive gate-source voltage (Vgs) to turn on, depletion-mode MOSFETs are inherently conductive and "normally on" devices.
The primary characteristic of depletion-mode MOSFETs is their ability to conduct current between the drain and source terminals without gate bias. This inherent conductivity...
343
Schottky Barrier Diode01:27

Schottky Barrier Diode

330
Schottky barrier diodes are specialized semiconductor devices characterized by their unique construction. This construction involves combining a metal layer with a moderately doped n-type semiconductor material. This combination leads to the formation of a Schottky barrier, a pivotal element that defines the diode's operational characteristics. The core functionality of Schottky barrier diodes is their capacity to allow current to flow in only one direction due to their distinctive...
330

您也可能阅读

相关文章

通过共同作者、期刊和引用图与本文相关的文章。

排序
Same author

Oral Health-Related Quality of Life and Depression in Patients with Schizophrenia: The Mediating Roles of Oral Health Literacy and Oral Health-Related Self-Efficacy in a Cross-Sectional Structural Equation Analysis.

Neuropsychiatric disease and treatment·2026
Same author

An investigation of the abnormalities in the microbiome‑gut‑brain axis in betel quid chewers.

Scientific reports·2026
Same author

A predictive model combining contrast-enhanced ultrasound and Shamblin classification for risk stratification of internal carotid artery resection in carotid body tumor surgery.

Quantitative imaging in medicine and surgery·2026
Same author

Interface Engineering for Scalable Optoelectronic Reservoir Computing.

Small (Weinheim an der Bergstrasse, Germany)·2026
Same author

Degradation characteristics and mechanisms of ammonium and phenol by the direct ammonia oxidation bacterium Alcaligenes faecalis AP3-14.

Journal of hazardous materials·2026
Same author

Self-cleaning van der Waals lamination for two-dimensional electronics.

Science bulletin·2026

相关实验视频

Updated: Jun 21, 2025

Preparation of Large-area Vertical 2D Crystal Hetero-structures Through the Sulfurization of Transition Metal Films for Device Fabrication
08:50

Preparation of Large-area Vertical 2D Crystal Hetero-structures Through the Sulfurization of Transition Metal Films for Device Fabrication

Published on: November 28, 2017

9.2K

高密度的垂直侧墙MoS2晶体管通过T形垂直层.

Quanyang Tao1,2, Ruixia Wu1,3, Xuming Zou4

  • 1Key Laboratory for Micro-Nano Optoelectronic Devices of Ministry of Education, School of Physics and Electronics, Hunan University, Changsha, China.

Nature communications
|July 9, 2024
PubMed
概括

一种新的T形层技术通过在平面基板上预制造横向晶体管,使高密度的垂直晶体管成为可能. 这种方法克服了制造方面的挑战,为垂直侧墙晶体管实现了超过10^8cm^-2的设备密度.

更多相关视频

A Standard and Reliable Method to Fabricate Two-Dimensional Nanoelectronics
07:12

A Standard and Reliable Method to Fabricate Two-Dimensional Nanoelectronics

Published on: August 28, 2018

9.6K
Using Laser Scanning Microscopy to Determine Electromigration in Molybdenum Disilicide
09:44

Using Laser Scanning Microscopy to Determine Electromigration in Molybdenum Disilicide

Published on: May 23, 2025

48

相关实验视频

Last Updated: Jun 21, 2025

Preparation of Large-area Vertical 2D Crystal Hetero-structures Through the Sulfurization of Transition Metal Films for Device Fabrication
08:50

Preparation of Large-area Vertical 2D Crystal Hetero-structures Through the Sulfurization of Transition Metal Films for Device Fabrication

Published on: November 28, 2017

9.2K
A Standard and Reliable Method to Fabricate Two-Dimensional Nanoelectronics
07:12

A Standard and Reliable Method to Fabricate Two-Dimensional Nanoelectronics

Published on: August 28, 2018

9.6K
Using Laser Scanning Microscopy to Determine Electromigration in Molybdenum Disilicide
09:44

Using Laser Scanning Microscopy to Determine Electromigration in Molybdenum Disilicide

Published on: May 23, 2025

48

科学领域:

  • 材料科学 材料科学 材料科学
  • 纳米技术纳米技术
  • 半导体设备物理 半导体设备物理

背景情况:

  • 垂直晶体管为高密度集成提供了潜力,但面临着制造方面的挑战.
  • 传统的横向制造工艺与垂直设备架构不兼容.
  • 在垂直晶体管中实现高设备密度仍然是半导体研究中的一个重大障碍.

研究的目的:

  • 为高密度垂直晶体管开发一种新的制造方法.
  • 为了克服平面制造工艺和垂直设备结构之间的不兼容性.
  • 为了展示垂直侧墙晶体管阵列的可扩展制造.

主要方法:

  • 开发了一种T形层方法,涉及在平面基板上预制造横向晶体管.
  • 侧面晶体管随后通过使用T形印在垂直基板上进行了层叠.
  • 可扩展的制造通过同时层叠和多循环层层叠的层叠来证明.

主要成果:

  • 通过使用T形层技术成功实现了高密度的垂直侧墙晶体管.
  • 在小尺寸内垂直堆叠60个MoS2晶体管,实现设备密度超过10^8cm^-2.
  • 展示了可扩展的制造方法,用于创建垂直晶体管阵列.

结论:

  • 这种T形层方法为制造高密度垂直晶体管提供了可行的解决方案.
  • 这种技术克服了关键的制造不兼容性,为先进的3D集成电路铺平了道路.
  • 证明的可扩展性支持垂直晶体管阵列的大规模制造的潜力.