Jove
Visualize
联系我们
JoVE
x logofacebook logolinkedin logoyoutube logo
关于 JoVE
概览领导团队博客JoVE 帮助中心
作者
出版流程编辑委员会范围与政策同行评审常见问题投稿
图书馆员
用户评价订阅访问资源图书馆顾问委员会常见问题
研究
JoVE JournalMethods CollectionsJoVE Encyclopedia of Experiments存档
教育
JoVE CoreJoVE BusinessJoVE Science EducationJoVE Lab Manual教师资源中心教师网站
使用条款与条件
隐私政策
政策

相关概念视频

Field Effect Transistor01:29

Field Effect Transistor

374
Field-effect transistors (FETs) are integral to electronic circuits and distinguished by their three-terminal setup: the gate, drain, and source. These transistors operate as unipolar devices, which utilize either electrons or holes as charge carriers, in contrast to bipolar transistors, which use both types of carriers. The primary function of the FET is to modulate the flow of these carriers from the source to the drain through a channel. The voltage difference between the gate and source...
374
Biasing of FET01:22

Biasing of FET

254
Biasing a Junction Field Effect Transistor (JFET) is crucial for setting operational parameters and ensuring efficient functioning in electronic circuits. JFETs are characterized by using a single carrier type in N-channel or P-channel configurations, where the channel is surrounded by PN junctions. These junctions are central to the device's ability to control current flow.
In an N-channel JFET, the structure consists of N-type material forming the channel on a P-type substrate, with the...
254
Bipolar Junction Transistor01:22

Bipolar Junction Transistor

682
Bipolar Junction Transistors (BJTs) are essential elements in electronic circuits, playing a crucial role in the functionality of amplifiers, memories, and microprocessors. These transistors can be designed as NPN or PNP based on their doping patterns. They consist of three layers: the emitter, base, and collector. The configuration of these layers and their respective doping levels—with N-type or P-type impurities—define the transistor's type and its operational...
682
MOSFET01:16

MOSFET

447
The Metal-Oxide-Semiconductor Field-Effect Transistor (MOSFET) plays a pivotal role in modern electronics thanks to its versatility and efficiency in controlling electrical currents. This device, also known as IGFET, MISFET, and MOSFET, has three main terminals: the Source, Drain, and Gate. MOSFETs are classified into n-channel or p-channel types based on the doping characteristics of their substrate and the source or drain regions.
In an n-MOSFET, the structure includes n-type source and drain...
447
Metal-Semiconductor Junctions01:24

Metal-Semiconductor Junctions

324
The contact of metal and semiconductor can lead to the formation of a junction with either Schottky or Ohmic behavior.
Schottky Barriers
Schottky barriers arise when a metal with a work function (Φm) contacts a semiconductor with a different work function (Φs). Initially, electrons transfer until the Fermi levels of the metal and semiconductor align at equilibrium. For instance, if Φm > Φs, the semiconductor Fermi level is higher than the metal's before contact. The...
324
MOSFET: Enhancement Mode01:22

MOSFET: Enhancement Mode

316
Enhancement-mode MOSFETs are pivotal components in electronics, distinguished by their capacity to act as highly efficient switches. They are part of the larger family of metal-oxide Semiconductor Field-Effect Transistors (MOSFETs). They are available in two types: p-channel and n-channel, each tailored to specific polarity operations.
In their basic form, enhancement-mode MOSFETs are typically non-conductive when the gate-source voltage (Vgs) is zero. This default 'off' state means no...
316

您也可能阅读

相关文章

通过共同作者、期刊和引用图与本文相关的文章。

排序
Same author

Controlling thermoreversibility and hole conductivity in thermoresponsive ionic biogels using phase morphology for neurohaptics.

Science advances·2026
Same author

Electrically Reconfigurable Floating Gate Optoelectronic Synaptic Pixels for In-sensor Convolutional Image Feature Extraction with Built-in Contrast Enhancement.

ACS nano·2026
Same author

Light-induced giant random telegraph noise in CuScP<sub>2</sub>S<sub>6</sub>/MoS<sub>2</sub> heterostructures and their use in noise resilience image inference.

Nature communications·2026
Same author

Exploiting the Photoresponse in LiInP<sub>2</sub>Se<sub>6</sub> for Image Processing.

Nano letters·2026
Same author

Ultrasensitive soft vibration sensors based on atomically thin metal dichalcogenide ribbon networks.

Science advances·2026
Same author

Two-dimensional crystalline hard masks for high-aspect-ratio nanofabrication.

Nature materials·2026

相关实验视频

Updated: Jun 19, 2025

A Standard and Reliable Method to Fabricate Two-Dimensional Nanoelectronics
07:12

A Standard and Reliable Method to Fabricate Two-Dimensional Nanoelectronics

Published on: August 28, 2018

9.6K

互补的二维场效应晶体管的单体三维集成.

Rahul Pendurthi1, Najam U Sakib2, Muhtasim Ul Karim Sadaf2

  • 1Engineering Science and Mechanics, Penn State University, University Park, PA, USA. rqp5233@psu.edu.

Nature nanotechnology
|July 23, 2024
PubMed
概括

本研究展示了使用WSe2场效应晶体管 (FET) 的单体3D集成,克服了先进的互补金属氧化物半导体电路的热预算限制.

更多相关视频

Scalable Quantum Integrated Circuits on Superconducting Two-Dimensional Electron Gas Platform
05:39

Scalable Quantum Integrated Circuits on Superconducting Two-Dimensional Electron Gas Platform

Published on: August 2, 2019

9.6K
Preparation of Large-area Vertical 2D Crystal Hetero-structures Through the Sulfurization of Transition Metal Films for Device Fabrication
08:50

Preparation of Large-area Vertical 2D Crystal Hetero-structures Through the Sulfurization of Transition Metal Films for Device Fabrication

Published on: November 28, 2017

9.2K

相关实验视频

Last Updated: Jun 19, 2025

A Standard and Reliable Method to Fabricate Two-Dimensional Nanoelectronics
07:12

A Standard and Reliable Method to Fabricate Two-Dimensional Nanoelectronics

Published on: August 28, 2018

9.6K
Scalable Quantum Integrated Circuits on Superconducting Two-Dimensional Electron Gas Platform
05:39

Scalable Quantum Integrated Circuits on Superconducting Two-Dimensional Electron Gas Platform

Published on: August 2, 2019

9.6K
Preparation of Large-area Vertical 2D Crystal Hetero-structures Through the Sulfurization of Transition Metal Films for Device Fabrication
08:50

Preparation of Large-area Vertical 2D Crystal Hetero-structures Through the Sulfurization of Transition Metal Films for Device Fabrication

Published on: November 28, 2017

9.2K

科学领域:

  • 材料科学 材料科学 材料科学
  • 电气工程 电气工程
  • 半导体物理 半导体物理

背景情况:

  • 半导体行业正在向3D集成迈进,以克服扩展的限制.
  • 目前的3D集成电路 (IC) 面临着面积上空和寄生电容方面的挑战.
  • 单立体3D集成 (M3D) 是有希望的,但受到ICs的热预算的限制.

研究的目的:

  • 为了证明互补的WSe2场效应晶体管 (FET) 的单体3D集成.
  • 为了克服先进的3D集成电路的热处理限制.
  • 为了实现2D材料在3D架构中的密集和规模集成.

主要方法:

  • 在1级整合n型WSe2 FET,在2级整合p型WSe2 FET.
  • 为了密集的相互连接,利用了300纳米径的子微米距离.
  • 垂直集成逻辑门的制造 (逆变器,NAND,NOR).

主要成果:

  • 实现了密集和缩放的M3D集成,距离小于1μm.
  • 成功连接了两个层的300多个设备.
  • 使用WSe2 FETs展示了功能性的垂直集成逻辑门.

结论:

  • WSe2 FETs的单立体3D集成是可行的,可以克服热预算问题.
  • 二维材料对于在补充性金属氧化物半导体电路中推进M3D至关重要.
  • 这项工作为下一代3DIC铺平了道路.