Jove
Visualize
联系我们
JoVE
x logofacebook logolinkedin logoyoutube logo
关于 JoVE
概览领导团队博客JoVE 帮助中心
作者
出版流程编辑委员会范围与政策同行评审常见问题投稿
图书馆员
用户评价订阅访问资源图书馆顾问委员会常见问题
研究
JoVE JournalMethods CollectionsJoVE Encyclopedia of Experiments存档
教育
JoVE CoreJoVE BusinessJoVE Science EducationJoVE Lab Manual教师资源中心教师网站
使用条款与条件
隐私政策
政策

相关概念视频

Field Effect Transistor01:29

Field Effect Transistor

338
Field-effect transistors (FETs) are integral to electronic circuits and distinguished by their three-terminal setup: the gate, drain, and source. These transistors operate as unipolar devices, which utilize either electrons or holes as charge carriers, in contrast to bipolar transistors, which use both types of carriers. The primary function of the FET is to modulate the flow of these carriers from the source to the drain through a channel. The voltage difference between the gate and source...
338
Types of Semiconductors01:20

Types of Semiconductors

572
Intrinsic semiconductors are highly pure materials with no impurities. At absolute zero, these semiconductors behave as perfect insulators because all the valence electrons are bound, and the conduction band is empty, disallowing electrical conduction. The Fermi level is a concept used to describe the probability of occupancy of energy levels by electrons at thermal equilibrium. In intrinsic semiconductors, the Fermi level is positioned at the midpoint of the energy gap at absolute zero. When...
572
Biasing of Metal-Semiconductor Junctions01:27

Biasing of Metal-Semiconductor Junctions

230
Biasing metal-semiconductor junctions involves applying a voltage across the junction. Specifically, the metal is connected to a voltage source, while the semiconductor is grounded. This technique is essential for controlling the direction and magnitude of current flow in electronic devices, including diodes, transistors, and photovoltaic cells.
In Schottky junctions, where the semiconductor is n-type, applying a positive voltage to the metal relative to the semiconductor reduces its Fermi...
230
MOSFET: Enhancement Mode01:22

MOSFET: Enhancement Mode

303
Enhancement-mode MOSFETs are pivotal components in electronics, distinguished by their capacity to act as highly efficient switches. They are part of the larger family of metal-oxide Semiconductor Field-Effect Transistors (MOSFETs). They are available in two types: p-channel and n-channel, each tailored to specific polarity operations.
In their basic form, enhancement-mode MOSFETs are typically non-conductive when the gate-source voltage (Vgs) is zero. This default 'off' state means no...
303
Semiconductors01:22

Semiconductors

669
There is variation in the electrical conductivity of materials - metals, semiconductors, and insulators that are showcased with the help of the energy band diagrams.
Metals such as copper (Cu), zinc (Zn), or lead (Pb) have low resistivity and feature conduction bands that are either not fully occupied or overlap with the valence band, making a bandgap non-existent. This allows electrons in the highest energy levels of the valence band to easily transition to the conduction band upon gaining...
669
Biasing of FET01:22

Biasing of FET

235
Biasing a Junction Field Effect Transistor (JFET) is crucial for setting operational parameters and ensuring efficient functioning in electronic circuits. JFETs are characterized by using a single carrier type in N-channel or P-channel configurations, where the channel is surrounded by PN junctions. These junctions are central to the device's ability to control current flow.
In an N-channel JFET, the structure consists of N-type material forming the channel on a P-type substrate, with the...
235

您也可能阅读

相关文章

通过共同作者、期刊和引用图与本文相关的文章。

排序
Same author

Attaining 19.12% solar cell efficiency for non-fused ring electron acceptors via multi-dimensional charge transport.

Nature communications·2026
Same author

Noncovalent Macrocyclic Encapsulation via Terminal "Dynamic Locking" Enabling High-Performance Nonfused Ring Electron Acceptors.

Journal of the American Chemical Society·2026
Same author

Band-Engineerable Ferroelectric 2D CuInP<sub>2</sub>S<sub>6</sub> Heterojunctions for Adaptive Visual Contrast.

ACS nano·2026
Same author

Tailored Transport and Logic Capability of 2D Group IV-VI Semiconductor-Based Multibridge Channel FETs.

Nano letters·2026
Same author

Hole-doping-assisted epitaxial growth of wafer-scale rhombohedral-stacked bilayer transition-metal dichalcogenides single crystals.

Nature communications·2025
Same author

Stretchable Photonic Crystal-Enhanced ECL for Sweat Neurotransmitter Detection.

Analytical chemistry·2025

相关实验视频

Updated: Jun 15, 2025

Electric-field Control of Electronic States in WS2 Nanodevices by Electrolyte Gating
10:36

Electric-field Control of Electronic States in WS2 Nanodevices by Electrolyte Gating

Published on: April 12, 2018

11.5K

逻辑计算场效应晶体管基于单层WSe2 半子和解码器的同联接.

Xueping Li1,2, Zhuojun Wang1, Xiaojie Tang1

  • 1College of Electronic and Electrical Engineering, Henan Normal University, Xinxiang, Henan 453007, China.

Nano letters
|August 27, 2024
PubMed
概括

研究人员使用WSe2.2设计了一种新的5nm分裂门场效应晶体管 (FET). 这种可重新配置的晶体管可以实现动态极性控制,用于高级逻辑计算和设备集成.

关键词:
逻辑大门 逻辑大门可重新配置的可重新配置.分开的门,分开的门.

更多相关视频

Scalable Quantum Integrated Circuits on Superconducting Two-Dimensional Electron Gas Platform
05:39

Scalable Quantum Integrated Circuits on Superconducting Two-Dimensional Electron Gas Platform

Published on: August 2, 2019

9.6K
A Standard and Reliable Method to Fabricate Two-Dimensional Nanoelectronics
07:12

A Standard and Reliable Method to Fabricate Two-Dimensional Nanoelectronics

Published on: August 28, 2018

9.5K

相关实验视频

Last Updated: Jun 15, 2025

Electric-field Control of Electronic States in WS2 Nanodevices by Electrolyte Gating
10:36

Electric-field Control of Electronic States in WS2 Nanodevices by Electrolyte Gating

Published on: April 12, 2018

11.5K
Scalable Quantum Integrated Circuits on Superconducting Two-Dimensional Electron Gas Platform
05:39

Scalable Quantum Integrated Circuits on Superconducting Two-Dimensional Electron Gas Platform

Published on: August 2, 2019

9.6K
A Standard and Reliable Method to Fabricate Two-Dimensional Nanoelectronics
07:12

A Standard and Reliable Method to Fabricate Two-Dimensional Nanoelectronics

Published on: August 28, 2018

9.5K

科学领域:

  • 材料科学 材料科学 材料科学
  • 凝聚物质物理学 凝聚物质物理学
  • 纳米技术 纳米技术

背景情况:

  • 二维 (2D) 可重新配置的场效应晶体管 (FET) 是下一代计算的关键.
  • 为逻辑计算设计级联FET带来了重大挑战.

研究的目的:

  • 设计一个基于单层WSe2同联接的5nm新型分门FET.
  • 使用FET数组来演示动态极性控制和可重新配置的逻辑函数.

主要方法:

  • 密度函数理论 (DFT) 的计算.
  • 没有平衡 格林函数 (NEGF) 方法.
  • 基于WSe2的分门FET的制造和表征.

主要成果:

  • 一个具有动态极性控制的5纳米分门FET成功设计.
  • 系列FET阵列实现了NOR,AND,XOR,A̅B和AB̅逻辑门,使半设计中的晶体管减少了66.7%.
  • 平行FET数组实现了00-11解码的四重重构逻辑函数 (NAND/OR/A̅+B/A+B̅).

结论:

  • 电气调节FET的级联设计解决了逻辑设备缩小和集成方面的挑战.
  • 这项工作为开发先进的集成逻辑计算硬件提供了途径.