无形碳单层:高性能金属氧化物半导体设备的范德瓦尔斯接口
Viswanath G Akkili1, Jongchan Yoon2, Kihyun Shin1
1Department of Materials Science and Engineering, Hanbat National University, Daejeon 34158, Republic of Korea.
ACS nano
|December 31, 2024
概括
一种新型的一原子厚的无形碳单层 (ACM) 作为超薄的中间层,显著提高了半导体设备的性能. 这一进步解决了超小型金属氧化物半导体设备的关键接口挑战.
科学领域:
- 材料科学 材料科学 材料科学
- 半导体物理 半导体物理
- 纳米技术 纳米技术
背景情况:
- 超小规模的半导体设备 (≤5 nm) 对AI和物联网至关重要,但扩展面临着高k/半导体接口的挑战.
- 现有的介层 (>1 nm) 对超小设备来说太厚,阻碍了进一步的微型化.
- 优化接口特性和氧化物质量对于下一代半导体技术至关重要.
研究的目的:
- 引入一原子厚的无形碳单层 (ACM) 作为金属氧化物半导体 (MOS) 设备的超薄中间层.
- 研究ACM作为德瓦尔斯介层 (vIL) 在Al2O3/H-Ge MOS电容器中的有效性.
- 为了证明ACM vIL在增强超小尺度设备中的接口特性和氧化物质量的潜力.
主要方法:
- 制造Al2O3/H-Ge MOS电容器,使用一原子厚的无形碳单层 (ACM) 作为范德瓦尔斯介层 (vIL).
- 使用高分辨率传输电子显微镜 (HRTEM) 和能量分散式X射线光谱 (EDS) 分析接口结构的表征.
- 电气测量包括电容-电压 (C-V) 分析,以确定接口和慢陷密度和歇斯底里.
- 密度函数理论 (DFT) 计算以调查电子特性和表面被动化效应.
主要成果:
- ACM vIL显著抑制了接口陷密度~2个数量级到7.21 × 10^10 cm^-2 eV^-1.
- 没有观察到与频率相关的平面带转移,这表明接口质量有所改善.
- 慢陷密度减少了2个数量级,C-V歇斯底里宽度被最小化了>75%.
- HRTEM和EDS证实了与ACM vIL的原子定义很好的Al2O3/H-Ge接口,在高温回火下稳定.
- DFT的计算表明,ACM vIL保留了被消极化的Ge表面,而不会改变其电子带结构.
结论:
- 一个原子厚的无形碳单层 (ACM) 在MOS设备中有效地起到范德瓦尔斯介层 (vIL) 的作用.
- ACM vIL极大地提高了接口特性和氧化物质量,这对于超小规模的半导体应用至关重要.
- 这种原子薄的介层技术为AI和物联网中先进的半导体设备铺平了道路.
相关概念视频
Metal-Semiconductor Junctions
292
The contact of metal and semiconductor can lead to the formation of a junction with either Schottky or Ohmic behavior.
Schottky Barriers
Schottky barriers arise when a metal with a work function (Φm) contacts a semiconductor with a different work function (Φs). Initially, electrons transfer until the Fermi levels of the metal and semiconductor align at equilibrium. For instance, if Φm > Φs, the semiconductor Fermi level is higher than the metal's before contact. The...
Schottky Barriers
Schottky barriers arise when a metal with a work function (Φm) contacts a semiconductor with a different work function (Φs). Initially, electrons transfer until the Fermi levels of the metal and semiconductor align at equilibrium. For instance, if Φm > Φs, the semiconductor Fermi level is higher than the metal's before contact. The...
292
MOS Capacitor
702
A Metal-Oxide-Semiconductor (MOS) capacitor is a fundamental structure used extensively in semiconductor device technology, particularly in the fabrication of integrated circuits and MOSFETs (metal-oxide-semiconductor field-effect transistors). The MOS capacitor consists of three layers: a metal gate, a dielectric oxide, and a semiconductor substrate.
The metal gate is typically made from highly conductive materials such as aluminum or polysilicon. Beneath the metal gate lies a thin layer of...
The metal gate is typically made from highly conductive materials such as aluminum or polysilicon. Beneath the metal gate lies a thin layer of...
702
Biasing of Metal-Semiconductor Junctions
212
Biasing metal-semiconductor junctions involves applying a voltage across the junction. Specifically, the metal is connected to a voltage source, while the semiconductor is grounded. This technique is essential for controlling the direction and magnitude of current flow in electronic devices, including diodes, transistors, and photovoltaic cells.
In Schottky junctions, where the semiconductor is n-type, applying a positive voltage to the metal relative to the semiconductor reduces its Fermi...
In Schottky junctions, where the semiconductor is n-type, applying a positive voltage to the metal relative to the semiconductor reduces its Fermi...
212


