研究高性能纳米级通道长度垂直晶体管与自排列阻断层的研究
Goeun Pyo1, Su Jin Heo2, Dongsu Kim1,3
1Department of Electrical Engineering and Computer Science (EECS), Daegu Gyeongbuk Institute of Science and Technology (DGIST), Daegu 42988, Republic of Korea.
ACS applied materials & interfaces
|January 22, 2025
概括
这项研究引入了一种新的垂直晶体管设计,具有增强的门控制和减少泄漏电流. 石墨烯电极进一步提高了性能,使其成为未来电子应用的有希望的候选者.
科学领域:
- 半导体物理 半导体物理
- 材料科学 是一种材料科学.
- 纳米技术纳米技术
背景情况:
- 垂直堆叠的晶体管提供了简单的制造和高导电性,由于短的通道长度.
- 现有的设计面临着门场阻塞和高离州泄漏电流的挑战.
- 这些局限性阻碍了它们作为主要晶体管架构的采用.
研究的目的:
- 为了解决垂直晶体管中门场阻塞和泄漏电流的问题.
- 为高性能纳米尺度垂直晶体管提出制造方法.
- 为了研究石墨烯电极的使用,以改善设备特性.
主要方法:
- 引入了一个具有嵌入孔的阻塞层 (BL) 和具有嵌入孔的源电极.
- 开发了一种具有内置面具以实现精确对齐的自我调整式光刻法.
- 用可调整费米水平的石墨烯取代金属电极,以减轻短通道效应.
主要成果:
- 实现了28mA/cm2的晶体管输出,在1mV的VDS上,开关比超过106.
- 这种新的设计展示了强大的电气性能,在偏差应力下的稳定性和光不敏感性.
- 石墨烯电极保持了低静电 (<10 pA) 和在3 V VDS.在107左右的开关比.
结论:
- 拟议的带有嵌入孔和石墨烯电极的垂直晶体管设计克服了以前设计的关键局限性.
- 自调整式光刻法使高性能纳米级晶体管的高效,大面积制造成为可能.
- 这种先进的垂直晶体管架构显示了各种电子应用的巨大潜力.
相关概念视频
MOSFET: Enhancement Mode
281
Enhancement-mode MOSFETs are pivotal components in electronics, distinguished by their capacity to act as highly efficient switches. They are part of the larger family of metal-oxide Semiconductor Field-Effect Transistors (MOSFETs). They are available in two types: p-channel and n-channel, each tailored to specific polarity operations.
In their basic form, enhancement-mode MOSFETs are typically non-conductive when the gate-source voltage (Vgs) is zero. This default 'off' state means no...
In their basic form, enhancement-mode MOSFETs are typically non-conductive when the gate-source voltage (Vgs) is zero. This default 'off' state means no...
281
MOSFET
414
The Metal-Oxide-Semiconductor Field-Effect Transistor (MOSFET) plays a pivotal role in modern electronics thanks to its versatility and efficiency in controlling electrical currents. This device, also known as IGFET, MISFET, and MOSFET, has three main terminals: the Source, Drain, and Gate. MOSFETs are classified into n-channel or p-channel types based on the doping characteristics of their substrate and the source or drain regions.
In an n-MOSFET, the structure includes n-type source and drain...
In an n-MOSFET, the structure includes n-type source and drain...
414
MOSFET: Depletion Mode
313
Depletion-mode MOSFETs represent a unique subset of MOSFET technology, functioning fundamentally differently from their enhancement-mode counterparts. Unlike enhancement MOSFETs, which require a positive gate-source voltage (Vgs) to turn on, depletion-mode MOSFETs are inherently conductive and "normally on" devices.
The primary characteristic of depletion-mode MOSFETs is their ability to conduct current between the drain and source terminals without gate bias. This inherent conductivity...
The primary characteristic of depletion-mode MOSFETs is their ability to conduct current between the drain and source terminals without gate bias. This inherent conductivity...
313
Field Effect Transistor
292
Field-effect transistors (FETs) are integral to electronic circuits and distinguished by their three-terminal setup: the gate, drain, and source. These transistors operate as unipolar devices, which utilize either electrons or holes as charge carriers, in contrast to bipolar transistors, which use both types of carriers. The primary function of the FET is to modulate the flow of these carriers from the source to the drain through a channel. The voltage difference between the gate and source...
292
Metal-Semiconductor Junctions
282
The contact of metal and semiconductor can lead to the formation of a junction with either Schottky or Ohmic behavior.
Schottky Barriers
Schottky barriers arise when a metal with a work function (Φm) contacts a semiconductor with a different work function (Φs). Initially, electrons transfer until the Fermi levels of the metal and semiconductor align at equilibrium. For instance, if Φm > Φs, the semiconductor Fermi level is higher than the metal's before contact. The...
Schottky Barriers
Schottky barriers arise when a metal with a work function (Φm) contacts a semiconductor with a different work function (Φs). Initially, electrons transfer until the Fermi levels of the metal and semiconductor align at equilibrium. For instance, if Φm > Φs, the semiconductor Fermi level is higher than the metal's before contact. The...
282


