Jove
Visualize
联系我们
JoVE
x logofacebook logolinkedin logoyoutube logo
关于 JoVE
概览领导团队博客JoVE 帮助中心
作者
出版流程编辑委员会范围与政策同行评审常见问题投稿
图书馆员
用户评价订阅访问资源图书馆顾问委员会常见问题
研究
JoVE JournalMethods CollectionsJoVE Encyclopedia of Experiments存档
教育
JoVE CoreJoVE BusinessJoVE Science EducationJoVE Lab Manual教师资源中心教师网站
使用条款与条件
隐私政策
政策

相关概念视频

您也可能阅读

相关文章

通过共同作者、期刊和引用图与本文相关的文章。

排序
Same author

Design of a low-delay 4-bit parallel prefix adder using QCA technology.

Scientific reports·2025
Same author

Focused analysis of RNFL decay in glaucomatous eyes using circular statistics on high-resolution OCT data.

PloS one·2023
Same author

Efficient design and analysis of secure CMOS logic through logic encryption.

Scientific reports·2023
Same author

Lightweight deep convolutional neural network for background sound classification in speech signals.

The Journal of the Acoustical Society of America·2022
Same author

Circular functional analysis of OCT data for precise identification of structural phenotypes in the eye.

Scientific reports·2021
Same author

A low-complexity and robust minimum variance beamformer for ultrasound imaging systems using beamspace dominant mode rejection.

Ultrasonics·2019

相关实验视频

Updated: May 10, 2025

Real-Time Proxy-Control of Re-Parameterized Peripheral Signals using a Close-Loop Interface
11:54

Real-Time Proxy-Control of Re-Parameterized Peripheral Signals using a Close-Loop Interface

Published on: May 8, 2021

4.3K

通过深度学习和动态部分重新配置来缓解FPGA的侧通道攻击.

Sesibhushana Rao Bommana1, Sreehari Veeramachaneni2, Syed Ershad3

  • 1Department of Electrical & Electronics Engineering, BITS Pilani Hyderabad Campus, Hyderabad, 500078, India. p20200107@hyderabad.bits-pilani.ac.in.

Scientific reports
|April 21, 2025
PubMed
概括
此摘要是机器生成的。

本研究提出了一种使用深度学习 (DL) 和在现场可编程门数组 (FPGA) 上动态部分重配置 (DPR) 的新框架,以对抗侧通道攻击 (SCAs). 这种自适应的方法可以动态地重新配置硬件,增强针对低延迟的不断变化的威胁的安全性.

关键词:
人民民主共和國的人民民主共和國.深度学习是一种深度学习.在FPGA中,FPGA是指FPGA.在 SCA SCA 中.

更多相关视频

Real-Time DC-dynamic Biasing Method for Switching Time Improvement in Severely Underdamped Fringing-field Electrostatic MEMS Actuators
11:44

Real-Time DC-dynamic Biasing Method for Switching Time Improvement in Severely Underdamped Fringing-field Electrostatic MEMS Actuators

Published on: August 15, 2014

10.2K
Reconfigurable Microfluidic Channel with Pin-discretized Sidewalls
10:39

Reconfigurable Microfluidic Channel with Pin-discretized Sidewalls

Published on: April 12, 2018

7.4K

相关实验视频

Last Updated: May 10, 2025

Real-Time Proxy-Control of Re-Parameterized Peripheral Signals using a Close-Loop Interface
11:54

Real-Time Proxy-Control of Re-Parameterized Peripheral Signals using a Close-Loop Interface

Published on: May 8, 2021

4.3K
Real-Time DC-dynamic Biasing Method for Switching Time Improvement in Severely Underdamped Fringing-field Electrostatic MEMS Actuators
11:44

Real-Time DC-dynamic Biasing Method for Switching Time Improvement in Severely Underdamped Fringing-field Electrostatic MEMS Actuators

Published on: August 15, 2014

10.2K
Reconfigurable Microfluidic Channel with Pin-discretized Sidewalls
10:39

Reconfigurable Microfluidic Channel with Pin-discretized Sidewalls

Published on: April 12, 2018

7.4K

科学领域:

  • 计算机工程 计算机工程
  • 网络安全 网络安全
  • 人工智能的人工智能

背景情况:

  • 传统的静态防御对自适应侧通道攻击 (SCAs) 不够.
  • 现场可编程门阵列 (FPGA) 由于其可重新配置的性质,容易受到SCA的攻击.
  • 动态适应对于有效的实时硬件安全至关重要.

研究的目的:

  • 为FPGA安全引入一个结合深度学习 (DL) 和动态部分重配置 (DPR) 的框架.
  • 为了证明在运营中的FPGAs中适应性减轻功率侧通道攻击.
  • 建立一个积极的防御机制,以对抗不断发展的硬件威胁.

主要方法:

  • 整合DL模型用于威胁分析和DPR用于实时硬件重新配置.
  • 动态重新配置FPGA资源以破坏SCA模式.
  • 专注于减轻电源侧通道攻击,并有可能扩展到其他SCA类型.

主要成果:

  • 在20个时钟周期内实现了SCA的实时检测和缓解.
  • 通过适应性对策,证明了对电力侧通道攻击的弹性.
  • 展示了框架在现实FPGA设计上有效运行的能力.

结论:

  • 该DL-DPR框架提供了一个转向主动硬件安全的范式转变.
  • 结合AI和FPGA技术,重新定义了硬件系统的自适应性安全机制.
  • 拟议的方法大大提高了FPGA设计的弹性,并为未来的自适应性安全研究铺平了道路.