相关实验视频

Updated: Sep 16, 2025

Fabricating van der Waals Heterostructures with Precise Rotational Alignment

Fabricating van der Waals Heterostructures with Precise Rotational Alignment

Published on: July 5, 2019

范德瓦尔斯集成的4英寸单晶III-化物半导体

Yao Wen¹, Jing Ning^2,3,4, Haidi Wu^2,3,4

¹Key Laboratory of Artificial Micro- and Nano-structures of Ministry of Education and School of Physics and Technology, Wuhan University, Wuhan, 430072, China.

Advanced materials (Deerfield Beach, Fla.)

|July 7, 2025

概括

本研究介绍了一种极化工程范德瓦尔斯集成策略 (PEVIS),用于在二维材料上晶片规模增长单晶化 (GaN). PEVIS显著降低了位移密度,并提高了基于GaN的高电子流动性晶体管 (HEMT) 的性能.

科学领域:

材料科学材料科学材料科学
半导体物理半导体物理
纳米技术纳米技术

背景情况:

在二维材料上的III-化物半导体的异质氧化提供了通过范德瓦尔斯 (vdW) 接口的应变松和减少脱位密度.
挑战包括2D材料的湿度有限和弱的界面相互作用,阻碍了在晶圆尺度上有序的晶体学定向.

研究的目的:

在2D材料上开发一种用于晶圆尺度,单晶III-化物半导体生长的新策略.
克服湿度和界面相互作用的局限性,以实现有序生长.

主要方法:

开发一个以两极分化工程设计的VDW集成战略 (PEVIS).
在表轴基质中进行强大的电子极化工程,以控制生长.
4英寸单晶化 (GaN) 层在2D材料涂层晶圆上的生长.

主要成果:

通过使用PEVIS,单晶GaN在晶片规模上成功生长.
实现了非常低的线程位移密度 (3.49 × 10^8 cm^-2),即使减少了400 nm的GaN厚度.
制造的GaN高电子流动性晶体管 (HEMT) 显示出高流动性 (2080.7 cm^2 V^-1 s^-1),高和电流密度 (790 mA mm^-1) 和低脱状态泄漏电流 (1.11 × 10^-6 mA mm^-1).

结论:

佩维斯代表了对2D材料的异质表征理解的重大进步.
这种新的方法允许制造晶圆尺度,单晶,高质量的III-化物半导体.
这些发现为下一代电子设备铺平了道路.

关键词:

4英寸单晶4英寸单晶半导体III-化物半导体失位密度是指失位的密度.电子两极化电子两极化范德瓦尔斯的整合

更多相关视频

Scalable Quantum Integrated Circuits on Superconducting Two-Dimensional Electron Gas Platform

Scalable Quantum Integrated Circuits on Superconducting Two-Dimensional Electron Gas Platform

Published on: August 2, 2019

Fabrication of Uniform Nanoscale Cavities via Silicon Direct Wafer Bonding

Fabrication of Uniform Nanoscale Cavities via Silicon Direct Wafer Bonding

Published on: January 9, 2014

相关概念视频

Types of Semiconductors

Types of Semiconductors

Intrinsic semiconductors are highly pure materials with no impurities. At absolute zero, these semiconductors behave as perfect insulators because all the valence electrons are bound, and the conduction band is empty, disallowing electrical conduction. The Fermi level is a concept used to describe the probability of occupancy of energy levels by electrons at thermal equilibrium. In intrinsic semiconductors, the Fermi level is positioned at the midpoint of the energy gap at absolute zero. When...

Metal-Semiconductor Junctions

Metal-Semiconductor Junctions

The contact of metal and semiconductor can lead to the formation of a junction with either Schottky or Ohmic behavior.
Schottky Barriers
Schottky barriers arise when a metal with a work function (Φm) contacts a semiconductor with a different work function (Φs). Initially, electrons transfer until the Fermi levels of the metal and semiconductor align at equilibrium. For instance, if Φm > Φs, the semiconductor Fermi level is higher than the metal's before contact. The...