用于金属化物晶体管的埋藏接口的战略缺陷工程
Hyo-Won Jang1, Go-Eun Kim1, Mi-Jeong Kim2
1School of Electrical and Electronics Engineering, Chung-Ang University, Seoul, 06974, Korea. hyuckin@cau.ac.kr.
我们开发了一种新的方法来设计化铜薄膜晶体管 (TFT) 的缺陷. 通过控制铜和空位,优化处理显著提高了TFT的性能和稳定性.
科学领域:
- 材料科学
- 半导体物理
- 设备工程
背景情况:
- 化铜 (CuI) 是一种有前途的p型半导体,用于溶液处理的电子产品.
- 在CuI中存在的缺陷和空隙状态对薄膜晶体管 (TFT) 的性能产生了重大影响,但尚未得到充分研究.
- 缺陷工程对于优化基于CuI的设备至关重要.
研究的目的:
- 研究CuI薄膜晶体管 (TFT) 的缺陷工程策略.
- 探索环境依赖处理对CuI缺陷状态的影响.
- 提高溶液处理的CuI TFT的性能和稳定性.
主要方法:
- 使用环境依赖处理 (O2,真空,H2) 的CuI薄膜的协同缺陷工程.
- 电气,光学和表面分析以描述缺陷状态 (铜和空缺).
- 在埋藏的CuI通道/金属电极接口上的缺陷工程机制的调查.
主要成果:
- 优化 (H2) 处理通过补偿铜空缺和诱导空缺来增强CuI的特性.
- 作为一个浅层的捐赠者,促进缺陷补偿.
- 由于转移,在CuI/接口观察到的铜空缺缺陷的加速减少.
结论:
- 处理是一种有效的CuI TFT缺陷调制技术.
- 优化缺陷工程导致CuI TFT的显著性能和长期稳定性.
- 这项工作推进了高性能解决方案加工半导体的缺陷控制策略.
更多相关视频
06:57Theoretical Calculation and Experimental Verification for Dislocation Reduction in Germanium Epitaxial Layers with Semicylindrical Voids on Silicon
Published on: July 17, 2020
09:26In Situ Time-dependent Dielectric Breakdown in the Transmission Electron Microscope: A Possibility to Understand the Failure Mechanism in Microelectronic Devices
Published on: June 26, 2015
相关概念视频
Metal-Semiconductor Junctions
Schottky Barriers
Schottky barriers arise when a metal with a work function (Φm) contacts a semiconductor with a different work function (Φs). Initially, electrons transfer until the Fermi levels of the metal and semiconductor align at equilibrium. For instance, if Φm > Φs, the semiconductor Fermi level is higher than the metal's before contact. The...
Biasing of Metal-Semiconductor Junctions
In Schottky junctions, where the semiconductor is n-type, applying a positive voltage to the metal relative to the semiconductor reduces its Fermi...
Schottky Barrier Diode
MOSFET: Enhancement Mode
In their basic form, enhancement-mode MOSFETs are typically non-conductive when the gate-source voltage (Vgs) is zero. This default 'off' state means no...
MOSFET: Depletion Mode
The primary characteristic of depletion-mode MOSFETs is their ability to conduct current between the drain and source terminals without gate bias. This inherent conductivity...
Biasing of FET
In an N-channel JFET, the structure consists of N-type material forming the channel on a P-type substrate, with the...
