在2 nm以下的CNT/V-Doped WS2/MoS2/CNT垂直单层P-N二极管中进行电流校正
Van Dam Do1, Van Tu Vu1, Van Cao Nguyen2
1Department of Electrical and Computer Engineering, Sungkyunkwan University, Suwon 16419, Republic of Korea.
ACS nano
|December 18, 2025
概括
我们使用叠加的碳纳米管和过渡金属二基化物演示了一种新的亚-2nm通道长度垂直PN异质连接. 这种结构实现了显著的电流纠正和快速的光响应,克服了以前设计的局限性.
科学领域:
- 材料科学 材料科学 材料科学
- 凝聚物质物理学 凝聚物质物理学
- 纳米技术纳米技术
背景情况:
- 单层垂直PN异质连接与平面电极显示电流纠正,但这通常是由于曲而不是固有的二极管行为.
- 垂直堆叠的石墨烯电极异质连接受到高道电流的影响,掩盖了所需的整形效应.
- 由于存在的重叠和合,现有结构难以隔离PN结的电气特性.
研究的目的:
- 为了证明有效的电流校正在一个sub-2nm通道长单层垂直PN异质连接与垂直堆叠的电极.
- 为了抑制寄生式道电流,并突出显示PN二极管的内在校正行为.
- 为了研究这种新型垂直异构结构的独特电子和光电子特性.
主要方法:
- 垂直堆叠的碳纳米管 (CNT) /V-doped WS2 (p型) /MoS2 (n型) /CNT异构结构 (C/V.W/M/C) 的制造,具有超细接触面积.
- 电气特征测量电流纠正和分析电流传输机制.
- 光导度测量以评估光响应特征并识别潜在的物理现象.
主要成果:
- 在C/V.W/M/C结构中实现了显著的电流纠正,由于超窄接触,道电流被抑制到10pA以下.
- 提出了一个范德瓦尔斯间隙防止静电合的模型,使独立电位调制和动态内置电位变化成为可能.
- 观察到负光导和快速光响应,上升/下降时间分别为1.1μs和0.9μs,比平面接触装置快大约100倍.
结论:
- 低于2nm的通道长1Ls-VPNJ-VE结构有效地通过最小化道电流来证明内在电流整顿.
- vdW间隙在实现独立单层调制和实现清晰的整顿行为方面发挥着至关重要的作用.
- 这种垂直的异构结构为高速光电子应用提供了一个有前途的平台,因为它具有快速的光响应和可调节的特性.
更多相关视频
08:50Preparation of Large-area Vertical 2D Crystal Hetero-structures Through the Sulfurization of Transition Metal Films for Device Fabrication
Published on: November 28, 2017
9.6K
06:57Theoretical Calculation and Experimental Verification for Dislocation Reduction in Germanium Epitaxial Layers with Semicylindrical Voids on Silicon
Published on: July 17, 2020
2.6K
相关概念视频
Schottky Barrier Diode
900
Schottky barrier diodes are specialized semiconductor devices characterized by their unique construction. This construction involves combining a metal layer with a moderately doped n-type semiconductor material. This combination leads to the formation of a Schottky barrier, a pivotal element that defines the diode's operational characteristics. The core functionality of Schottky barrier diodes is their capacity to allow current to flow in only one direction due to their distinctive...
900
Biasing of P-N Junction
1.7K
The operation of a p-n junction diode involves various biasing conditions, including forward bias, reverse bias, and equilibrium.
In equilibrium, no external voltage is applied across the p-n junction. The depletion region is formed at the junction interface due to the diffusion of carriers, which leaves behind charged dopants, acceptors on the p-side, and donors on the n-side. These immobile charges create an electric field that prevents further diffusion of carriers. The related energy band...
In equilibrium, no external voltage is applied across the p-n junction. The depletion region is formed at the junction interface due to the diffusion of carriers, which leaves behind charged dopants, acceptors on the p-side, and donors on the n-side. These immobile charges create an electric field that prevents further diffusion of carriers. The related energy band...
1.7K
P-N junction
1.1K
A p-n junction is formed when p-type and n-type semiconductor materials are joined together. At the interface of the p-n junction, holes from the p-side and electrons from the n-side begin to diffuse into the opposite sides due to the concentration gradient. This diffusion of carriers leads to a region around the junction where there are no free charge carriers, known as the depletion region. The charge density within the depletion region for the n-side and p-side can be described by the...
1.1K
Metal-Semiconductor Junctions
859
The contact of metal and semiconductor can lead to the formation of a junction with either Schottky or Ohmic behavior.
Schottky Barriers
Schottky barriers arise when a metal with a work function (Φm) contacts a semiconductor with a different work function (Φs). Initially, electrons transfer until the Fermi levels of the metal and semiconductor align at equilibrium. For instance, if Φm > Φs, the semiconductor Fermi level is higher than the metal's before contact. The...
Schottky Barriers
Schottky barriers arise when a metal with a work function (Φm) contacts a semiconductor with a different work function (Φs). Initially, electrons transfer until the Fermi levels of the metal and semiconductor align at equilibrium. For instance, if Φm > Φs, the semiconductor Fermi level is higher than the metal's before contact. The...
859
Diode: Reverse bias
1.7K
A diode is reverse-biased when the positive terminal of an external voltage source is connected to the n-type material and the negative terminal to the p-type material. This configuration opposes the natural direction of current flow through the diode, effectively increasing the width of the depletion region and the barrier potential. The reverse bias condition produces a minimal leakage current, primarily due to minority charge carriers. This leakage becomes significant when the reverse...
1.7K
Biasing of Metal-Semiconductor Junctions
511
Biasing metal-semiconductor junctions involves applying a voltage across the junction. Specifically, the metal is connected to a voltage source, while the semiconductor is grounded. This technique is essential for controlling the direction and magnitude of current flow in electronic devices, including diodes, transistors, and photovoltaic cells.
In Schottky junctions, where the semiconductor is n-type, applying a positive voltage to the metal relative to the semiconductor reduces its Fermi...
In Schottky junctions, where the semiconductor is n-type, applying a positive voltage to the metal relative to the semiconductor reduces its Fermi...
511
