Search research articles

关于 JoVE

概览领导团队博客 JoVE 帮助中心

作者

出版流程编辑委员会范围与政策同行评审常见问题投稿

图书馆员

用户评价订阅访问资源图书馆顾问委员会常见问题

研究

JoVE Journal Methods Collections JoVE Encyclopedia of Experiments 存档

教育

JoVE Core JoVE Business JoVE Science Education JoVE Lab Manual 教师资源中心教师网站

使用条款与条件

相关概念视频

Reducing Line Loss

Reducing Line Loss

In a three-phase circuit, line loss is an indicator of energy dissipated as heat due to the resistance of transmission lines. To address this, incorporating transformers into the system—a step-up transformer at the source and a step-down transformer at the load—is a strategic solution. Two three-phase transformers are introduced to improve this.
With a step-up transformer at the source, the voltage is increased, thereby reducing the current in the transmission lines since power loss in...

您也可能阅读

相关文章

通过共同作者、期刊和引用图与本文相关的文章。

排序

Same author

High-efficiency second-harmonic generation in ultra-compact Z-cut lithium niobate waveguides via lateral selective domain engineering.

Optics express·2026

Same author

Comparing the roles of f0, speech rate, and timbre in expressing and perceiving politeness in Mandarin speech.

Phonetica·2026

Same author

Superefficient optical frequency division referenced to μHz Schawlow-Townes-linewidth quantum noise-limited lasers.

Science advances·2026

Same author

Clinical significance of serum levels of 14-3-3β protein in patients with non-small cell lung cancer.

Scientific reports·2026

Same author

Gut Microbial Choline TMA-Lyase CutC: From Metabolic Mechanism to a Novel Therapeutic Target for Diseases.

Nutrients·2026

Same author

An all-optical signal processor enabling terabit-per-second real-time equalization.

Science (New York, N.Y.)·2026

Search research articles

相关实验视频

Updated: Jan 8, 2026

Measurement of Quantum Interference in a Silicon Ring Resonator Photon Source

Measurement of Quantum Interference in a Silicon Ring Resonator Photon Source

Published on: April 4, 2017

全光可编程逻辑阵列芯片的性能改进,使用损失优化的波导.

Xiaoyan Gao, Wentao Gu, Jianji Dong

|December 19, 2025

概括

此摘要是机器生成的。

基于的全光学可编程逻辑阵列 (PLA) 实现了光学计算. 优化波导设计显著提高了正规逻辑单元 (CLU) 的性能,为高速光学处理器铺平了道路.

更多相关视频

Characterization of SiN Integrated Optical Phased Arrays on a Wafer-Scale Test Station

Characterization of SiN Integrated Optical Phased Arrays on a Wafer-Scale Test Station

Published on: April 1, 2020

Fabrication And Characterization Of Photonic Crystal Slow Light Waveguides And Cavities

Fabrication And Characterization Of Photonic Crystal Slow Light Waveguides And Cavities

Published on: November 30, 2012

相关实验视频

Last Updated: Jan 8, 2026

Measurement of Quantum Interference in a Silicon Ring Resonator Photon Source

Measurement of Quantum Interference in a Silicon Ring Resonator Photon Source

Published on: April 4, 2017

Characterization of SiN Integrated Optical Phased Arrays on a Wafer-Scale Test Station

Characterization of SiN Integrated Optical Phased Arrays on a Wafer-Scale Test Station

Published on: April 1, 2020

Fabrication And Characterization Of Photonic Crystal Slow Light Waveguides And Cavities

Fabrication And Characterization Of Photonic Crystal Slow Light Waveguides And Cavities

Published on: November 30, 2012

科学领域:

光子学和光学计算技术
集成光学集成光学集成光学
半导体设备物理半导体设备物理

背景情况:

使用正规逻辑单元 (CLU) 的可编程逻辑数组 (PLA) 是可重新配置光数字计算的关键.
基于的全光学PLA芯片提供高速和CMOS兼容性,使其对实际应用具有吸引力.

研究的目的:

研究和优化基于的全光学PLA芯片的输出性能.
分析线性散射和非线性吸收损失对CLU性能的影响.
通过波导体几何优化来提高CLU的灭绝比 (ER) 和输出功率.

主要方法:

开发一个全面的理论模型来分析CLU中的光学损失.
优化波导参数 (宽度,长度,曲几何) 以最大限度地减少损失.
制造一个单一的PLA芯片,集成延迟干扰仪 (DIs) 和具有共同优化的几何形状的非线性波导.

主要成果:

与传统设计相比,波导体几何学的理论优化使ER提高了4.71dB,CLU的输出功率提高了4.92dB.
制造公司成功生产了一种具有高质量的50 Gb/s CLU的单立体PLA芯片.
通过CLU之间的选择性电源合来实现可重新配置的逻辑函数.

结论:

优化的波导设计对于减轻损失和提高基于的全光学PLA芯片的性能至关重要.
开发的全光学PLA芯片展示了作为高速全光学数字处理器的潜力.
这项工作有助于推进光学信号处理和计算系统的发展.