PCIe退

Siwook Park1, Uichan Kim1, Jonghyun Lee1

  • 1Department of Semiconductor System Engineering, Sejong University, Seoul 05006, Republic of Korea.

Micromachines
|February 27, 2026
PubMed
概括

包装设计显著影响信号完整性 (SI) 在高速通道,如外围组件互连快速 (PCIe) 5.0.0. 端到端模拟对于准确预测由包间断引起的系统级SI退化至关重要.