Jove
Visualize
Contact Us
JoVE
x logofacebook logolinkedin logoyoutube logo
ABOUT JoVE
OverviewLeadershipBlogJoVE Help Center
AUTHORS
Publishing ProcessEditorial BoardScope & PoliciesPeer ReviewFAQSubmit
LIBRARIANS
TestimonialsSubscriptionsAccessResourcesLibrary Advisory BoardFAQ
RESEARCH
JoVE JournalMethods CollectionsJoVE Encyclopedia of ExperimentsArchive
EDUCATION
JoVE CoreJoVE BusinessJoVE Science EducationJoVE Lab ManualFaculty Resource CenterFaculty Site
Terms & Conditions of Use
Privacy Policy
Policies

Related Concept Videos

MOS Capacitor01:25

MOS Capacitor

A Metal-Oxide-Semiconductor (MOS) capacitor is a fundamental structure used extensively in semiconductor device technology, particularly in the fabrication of integrated circuits and MOSFETs (metal-oxide-semiconductor field-effect transistors). The MOS capacitor consists of three layers: a metal gate, a dielectric oxide, and a semiconductor substrate.
The metal gate is typically made from highly conductive materials such as aluminum or polysilicon. Beneath the metal gate lies a thin layer of...
Biasing of Metal-Semiconductor Junctions01:27

Biasing of Metal-Semiconductor Junctions

Biasing metal-semiconductor junctions involves applying a voltage across the junction. Specifically, the metal is connected to a voltage source, while the semiconductor is grounded. This technique is essential for controlling the direction and magnitude of current flow in electronic devices, including diodes, transistors, and photovoltaic cells.
In Schottky junctions, where the semiconductor is n-type, applying a positive voltage to the metal relative to the semiconductor reduces its Fermi...
Metal-Semiconductor Junctions01:24

Metal-Semiconductor Junctions

The contact of metal and semiconductor can lead to the formation of a junction with either Schottky or Ohmic behavior.
Schottky Barriers
Schottky barriers arise when a metal with a work function (Φm) contacts a semiconductor with a different work function (Φs). Initially, electrons transfer until the Fermi levels of the metal and semiconductor align at equilibrium. For instance, if Φm > Φs, the semiconductor Fermi level is higher than the metal's before contact. The semiconductor's...

You might also read

Related Articles

Articles linked to this work by shared authors, journal, and citation graph.

Sort by
Same author

Wafer-scale fabrication of memristive passive crossbar circuits for brain-scale neuromorphic computing.

Nature communications·2025
Same author

Computing high-degree polynomial gradients in memory.

Nature communications·2024
Same author

Roadmap on emerging hardware and technology for machine learning.

Nanotechnology·2020
Same author

High-Performance Mixed-Signal Neurocomputing With Nanoscale Floating-Gate Memory Cell Arrays.

IEEE transactions on neural networks and learning systems·2018
Same author

Capacity, Fidelity, and Noise Tolerance of Associative Spatial-Temporal Memories Based on Memristive Neuromorphic Networks.

Frontiers in neuroscience·2018
Same author

Publisher Correction: Stateful characterization of resistive switching TiO<sub>2</sub> with electron beam induced currents.

Nature communications·2018

Related Experiment Video

Updated: Jul 15, 2026

In Situ Transmission Electron Microscopy with Biasing and Fabrication of Asymmetric Crossbars Based on Mixed-Phased a-VOx
09:49

In Situ Transmission Electron Microscopy with Biasing and Fabrication of Asymmetric Crossbars Based on Mixed-Phased a-VOx

Published on: May 13, 2020

Defect-tolerant architectures for nanoelectronic crossbar memories.

Dmitri B Strukov1, Konstantin K Likharev

  • 1Stony Brook University, Stony Brook, NY 11794-3800, USA.

Journal of Nanoscience and Nanotechnology
|April 26, 2007
PubMed
Summary

Advanced error correcting codes combined with defect exclusion enable crossbar nanoelectronic memories to surpass semiconductor memory bit density. This synergy is crucial for future high-density data storage solutions.

More Related Videos

Nanofabrication of Gate-defined GaAs/AlGaAs Lateral Quantum Dots
15:47

Nanofabrication of Gate-defined GaAs/AlGaAs Lateral Quantum Dots

Published on: November 1, 2013

Assembly and Characterization of Biomolecular Memristors Consisting of Ion Channel-doped Lipid Membranes
08:07

Assembly and Characterization of Biomolecular Memristors Consisting of Ion Channel-doped Lipid Membranes

Published on: March 9, 2019

Related Experiment Videos

Last Updated: Jul 15, 2026

In Situ Transmission Electron Microscopy with Biasing and Fabrication of Asymmetric Crossbars Based on Mixed-Phased a-VOx
09:49

In Situ Transmission Electron Microscopy with Biasing and Fabrication of Asymmetric Crossbars Based on Mixed-Phased a-VOx

Published on: May 13, 2020

Nanofabrication of Gate-defined GaAs/AlGaAs Lateral Quantum Dots
15:47

Nanofabrication of Gate-defined GaAs/AlGaAs Lateral Quantum Dots

Published on: November 1, 2013

Assembly and Characterization of Biomolecular Memristors Consisting of Ion Channel-doped Lipid Membranes
08:07

Assembly and Characterization of Biomolecular Memristors Consisting of Ion Channel-doped Lipid Membranes

Published on: March 9, 2019

Area of Science:

  • Nanoelectronic memory technology
  • Data storage
  • Error correction coding

Background:

  • Crossbar nanoelectronic memories offer potential for high bit density.
  • Defects in nanoelectronic devices are a significant challenge for memory reliability.
  • Advanced error correcting codes are essential for managing data integrity.

Purpose of the Study:

  • To calculate the maximum useful bit density in crossbar nanoelectronic memories.
  • To evaluate the impact of defective memory cell fraction on bit density.
  • To assess the synergy between defect exclusion and error correcting codes.

Main Methods:

  • Calculations based on a "CMOL" memory topology.
  • Analysis as a function of defective memory cell fraction.
  • Consideration of advanced Bose-Chaudhuri-Hocquenghem (BCH) error correcting codes.

Main Results:

  • Crossbar memories with a nano/CMOS pitch ratio near 1/3 can exceed semiconductor memory density if defects are below 15%.
  • With technological maturation and improved pitch ratios, crossbar memories can achieve 1 Tbit/cm2 even with 2% defects.
  • Results are significantly improved compared to previous studies due to more advanced error correcting codes.

Conclusions:

  • Crossbar nanoelectronic memories, when optimized with defect exclusion and advanced error correction, present a viable path to ultra-high bit densities.
  • The defect tolerance of these systems improves significantly with technological advancement.
  • These findings provide a strong basis for the development of next-generation data storage.