Related Experiment Video
Updated: Dec 28, 2025

Author Spotlight: Advancing Large-Scale Neural Dynamics Through HD-MEA Technology
Published on: March 8, 2024
A low-power, low-noise neural-signal amplifier circuit in 90-nm CMOS
M H Zarifi1, J Frounchi, S Farshchi
1Microelectronic and Microsensor Research Laboratory, University of Tabriz, Iran. m_zarifi@tabrizu.ac.ir
Abstract:
A fully-differential low-power low-noise preamplifier for biopotential and neural-recording applications is presented. This design, which has been simulated in a standard 90-nm CMOS process, consumes 30 microW from a 3-V power supply. The simulated integrated input-referred noise is 2.3 microV over 0.1 Hz to 20 kHz. The amplifier also provides an output swing of +/- 0.9 V with a THD of less than 0.1%
Related Concept Videos
Small-Signal Analysis of MOSFET Amplifiers
MOSFET Amplifiers
Small-Signal Analysis of BJT Amplifiers
MOSFET: Enhancement Mode
In their basic form, enhancement-mode MOSFETs are typically non-conductive when the gate-source voltage (Vgs) is zero. This default 'off' state means no...
BJT Amplifiers
In BJT amplifier configurations, particularly in common-emitter setups, the transistor's role...
Design Example: Vintage Mixing Console
The specifications for the pre-amplifier were clear. It needed to amplify the audio signal by a factor of 10, have an input impedance above 10...

