Related Experiment Video
Updated: Jun 11, 2026

Automation of Mode Locking in a Nonlinear Polarization Rotation Fiber Laser through Output Polarization Measurements
Published on: February 28, 2016
High-order rational harmonic mode-locking and pulse-amplitude equalization of SOAFL via reshaped gain-switching FPLD
Gong-Ru Lin1, Jung-Jui Kang, Chao-Kuei Lee
1Graduate Institute of Photonics and Optoelectronics, and Department of Electrical Engineering, National Taiwan University, No.1 Roosevelt Rd. Sec. 4, Taipei 10617, Taiwan. grlin@ntu.edu.tw
Abstract:
The 40-GHz rational harmonic mode-locking (RHML) and pulse-amplitude equalization of a semiconductor optical amplifier based fiber-ring laser (SOAFL) is demonstrated by the injection of a reshaped 10-GHz gain-switching FPLD pulse. A nonlinearly biased Mach-Zehnder modulator (MZM) is employed to detune the shape of the double-peak pulse before injecting the SOA, such that a pulse-amplitude equalized 4th-order RHML-SOAFL can be achieved by reshaping the SOA gain within one modulation period. An optical injection mode-locking model is constructed to simulate the compensation of uneven amplitudes between adjacent RHML pulse peaks before and after pulse-amplitude equalization. The indirect gain compensation technique greatly suppresses the clock amplitude jitter from 45% to 3.5% when achieving 4th-order RHML, and the amplitude fluctuation of sub-rational harmonic modulating envelope is attenuated by 45 dB. After pulse-amplitude equalization, the pulsewidth of the optical-injection RHML-SOAFL is 8 ps, which still obeys the trend predicted by the inverse square root of repetition rate. The phase noise contributed by the residual ASE noise of the RHML-SOAFL is significantly decreased from -84 to -90 dBc/Hz after initiating the pulse-amplitude equalization, corresponding to the timing jitter reduction from 0.5 to 0.28 ps.
Related Concept Videos
Upsampling
Reconstruction of Signal using Interpolation
Time and frequency -Domain Interpretation of PI Control
Acting as a low-pass filter, the PI controller slows the system's response and extends settling times. This requires careful...
Gain
Gain:
Suppose Vin is the input and Vout is the output signal to a circuit.
Phase-lead and Phase-lag Controllers
Time and frequency -Domain Interpretation of Phase-lag Control
Phase-lag controllers do not place a pole at zero, but instead influence the steady-state error by amplifying any finite,...
