Jove
Visualize
Contact Us
JoVE
x logofacebook logolinkedin logoyoutube logo
ABOUT JoVE
OverviewLeadershipBlogJoVE Help Center
AUTHORS
Publishing ProcessEditorial BoardScope & PoliciesPeer ReviewFAQSubmit
LIBRARIANS
TestimonialsSubscriptionsAccessResourcesLibrary Advisory BoardFAQ
RESEARCH
JoVE JournalMethods CollectionsJoVE Encyclopedia of ExperimentsArchive
EDUCATION
JoVE CoreJoVE BusinessJoVE Science EducationJoVE Lab ManualFaculty Resource CenterFaculty Site
Terms & Conditions of Use
Privacy Policy
Policies

Related Concept Videos

Characteristics of MOSFET01:17

Characteristics of MOSFET

Metal-oxide-semiconductor field-effect Transistors, or MOSFETs, play a critical role in electronic circuits. They are primarily utilized for amplifying and switching signals.
Various vital parameters influence their functionality, which is crucial for theory and electronics applications. First, channel dimensions, precisely length, and width, are pivotal. The size of these channels affects the transistor's ability to carry current and switching speeds; shorter channels typically enable quicker...
MOSFET01:16

MOSFET

The Metal-Oxide-Semiconductor Field-Effect Transistor (MOSFET) plays a pivotal role in modern electronics thanks to its versatility and efficiency in controlling electrical currents. This device, also known as IGFET, MISFET, and MOSFET, has three main terminals: the Source, Drain, and Gate. MOSFETs are classified into n-channel or p-channel types based on the doping characteristics of their substrate and the source or drain regions.
In an n-MOSFET, the structure includes n-type source and drain...
MOSFET: Enhancement Mode01:22

MOSFET: Enhancement Mode

Enhancement-mode MOSFETs are pivotal components in electronics, distinguished by their capacity to act as highly efficient switches. They are part of the larger family of metal-oxide Semiconductor Field-Effect Transistors (MOSFETs). They are available in two types: p-channel and n-channel, each tailored to specific polarity operations.
In their basic form, enhancement-mode MOSFETs are typically non-conductive when the gate-source voltage (Vgs) is zero. This default 'off' state means no current...
MOSFET: Depletion Mode01:20

MOSFET: Depletion Mode

Depletion-mode MOSFETs represent a unique subset of MOSFET technology, functioning fundamentally differently from their enhancement-mode counterparts. Unlike enhancement MOSFETs, which require a positive gate-source voltage (Vgs) to turn on, depletion-mode MOSFETs are inherently conductive and "normally on" devices.
The primary characteristic of depletion-mode MOSFETs is their ability to conduct current between the drain and source terminals without gate bias. This inherent conductivity arises...
MOSFET Amplifiers01:17

MOSFET Amplifiers

The MOSFET, when operating in its active region, functions as a voltage-controlled current source. In this region, the gate-to-source voltage controls the drain current. This principle underlies the operation of the transconductance MOSFET amplifier. The output current is directed through a load resistor to convert this amplifier into a voltage amplifier. The output voltage is then obtained by subtracting the voltage drop across the load resistance from the supply voltage. This process results...
MOS Capacitor01:25

MOS Capacitor

A Metal-Oxide-Semiconductor (MOS) capacitor is a fundamental structure used extensively in semiconductor device technology, particularly in the fabrication of integrated circuits and MOSFETs (metal-oxide-semiconductor field-effect transistors). The MOS capacitor consists of three layers: a metal gate, a dielectric oxide, and a semiconductor substrate.
The metal gate is typically made from highly conductive materials such as aluminum or polysilicon. Beneath the metal gate lies a thin layer of...

You might also read

Related Articles

Articles linked to this work by shared authors, journal, and citation graph.

Sort by
Same author

Deep learning for simulating the evolution of condensed matter systems at the continuum scale: methods and applications.

Journal of physics. Condensed matter : an Institute of Physics journal·2025
Same author

Polytypic quantum wells in Si and Ge: impact of 2D hexagonal inclusions on electronic band structure.

Nanoscale horizons·2024
Same author

Full Picture of Lattice Deformation in a Ge<sub>1 - x</sub>Sn<sub>x</sub> Micro-Disk by 5D X-ray Diffraction Microscopy.

Small methods·2024
Same author

Accurate generation of stochastic dynamics based on multi-model generative adversarial networks.

The Journal of chemical physics·2023
Same author

Author Correction: Machine learning potential for interacting dislocations in the presence of free surfaces.

Scientific reports·2023
Same author

Machine learning potential for interacting dislocations in the presence of free surfaces.

Scientific reports·2022
Same journal

Parasitic engineering for RRAM control.

Solid-state electronics·2019
Same journal

Subband engineering in <i>n</i>-type silicon nanowires using strain and confinement.

Solid-state electronics·2013
Same journal

Impact of oxidation and reduction annealing on the electrical properties of Ge/La<sub>2</sub>O<sub>3</sub>/ZrO<sub>2</sub> gate stacks.

Solid-state electronics·2013
Same journal

PNP PIN bipolar phototransistors for high-speed applications built in a 180 nm CMOS process.

Solid-state electronics·2013
Same journal

Small-Signal Performance and Modeling of sub-50nm nMOSFETs with f above 460-GHz.

Solid-state electronics·2011
Same journal

Facile Pyrolytic Synthesis of Silicon Nanowires.

Solid-state electronics·2010
See all related articles

Related Experiment Video

Updated: May 26, 2026

Silicon Metal-oxide-semiconductor Quantum Dots for Single-electron Pumping
14:58

Silicon Metal-oxide-semiconductor Quantum Dots for Single-electron Pumping

Published on: June 3, 2015

Strained MOSFETs on ordered SiGe dots.

Johann Cervenka1, Hans Kosina, Siegfried Selberherr

  • 1Institute for Microelectronics, Technische Universität Wien, Gusshausstraße 27-29, 1040 Wien, Austria.

Solid-State Electronics
|December 20, 2011
PubMed
Summary
This summary is machine-generated.

Strained silicon-germanium (SiGe) islands enhance silicon (Si) capping layers in novel DOTFETs. This strain engineering boosts NMOS transistor performance by up to 15%.

More Related Videos

Nanofabrication of Gate-defined GaAs/AlGaAs Lateral Quantum Dots
15:47

Nanofabrication of Gate-defined GaAs/AlGaAs Lateral Quantum Dots

Published on: November 1, 2013

Optimized Fabrication Procedure for High-Quality Graphene-based Moir&#233; Superlattice Devices
11:24

Optimized Fabrication Procedure for High-Quality Graphene-based Moiré Superlattice Devices

Published on: July 11, 2025

Related Experiment Videos

Last Updated: May 26, 2026

Silicon Metal-oxide-semiconductor Quantum Dots for Single-electron Pumping
14:58

Silicon Metal-oxide-semiconductor Quantum Dots for Single-electron Pumping

Published on: June 3, 2015

Nanofabrication of Gate-defined GaAs/AlGaAs Lateral Quantum Dots
15:47

Nanofabrication of Gate-defined GaAs/AlGaAs Lateral Quantum Dots

Published on: November 1, 2013

Optimized Fabrication Procedure for High-Quality Graphene-based Moir&#233; Superlattice Devices
11:24

Optimized Fabrication Procedure for High-Quality Graphene-based Moiré Superlattice Devices

Published on: July 11, 2025

Area of Science:

  • Semiconductor device physics
  • Materials science

Background:

  • Strained silicon technology is crucial for enhancing transistor performance.
  • Developing novel stressors for silicon channels is an active research area.

Purpose of the Study:

  • To demonstrate the potential of strained DOTFET technology using SiGe islands.
  • To quantify the strain induced in the silicon channel and its effect on device performance.

Main Methods:

  • Fabrication of DOTFETs with SiGe islands on Si capping layers.
  • Atomic Force Microscopy (AFM) for structural analysis.
  • Finite Element Calculations (FEC) for strain analysis.
  • 3D strain profiling and device simulations.

Main Results:

  • Strain on the 30 nm Si layer surface reached 0.7%.
  • SiGe islands had an average Ge content of 30%, increasing towards the top.
  • Device simulations predicted up to 15% enhancement in NMOS saturation current.

Conclusions:

  • Strained DOTFET technology utilizing SiGe islands is a viable approach for performance enhancement.
  • The demonstrated strain engineering effectively boosts NMOS transistor characteristics.
  • This technology holds promise for future high-performance semiconductor devices.