Related Experiment Video
Updated: May 20, 2026

In Situ Transmission Electron Microscopy with Biasing and Fabrication of Asymmetric Crossbars Based on Mixed-Phased a-VOx
Published on: May 13, 2020
Low-power and controllable memory window in Pt/Pr0.7Ca0.3MnO3/yttria-stabilized zirconia/W resistive random-access
Xinjun Liu1, Kuyyadi P Biju, Jubong Park
1School of Materials Science and Engineering, Gwangju Institute of Science and Technology (GIST) Gwangju 500-712, Korea.
Abstract:
Yttria-stabilized zirconia (YSZ) layers of various thicknesses were designed and introduced before Pr0.7Ca0.3MnO3 (PCMO) film was deposited on W bottom electrodes with a submicron via-hole structure. By changing the thickness of the YSZ barrier layer (3, 5, 9, and 13 nm), a tunable memory window can be realized while low power consumption (P(max) < 4 microW) is maintained. Resistive switching (RS) in a Pt/PCMO/YSZ/W stack with a thin YSZ layer can be ascribed to an oxidation/reduction reaction caused by a ring-type PCMO/W contact, while RS with a thick YSZ layer may be related to oxygen migration across the YSZ layer between the PCMO film and the W bottom electrode and the increase (decrease) of the effective tunnel barrier height of the YSZ layer. Excellent RS behavior characteristics, such as a large R(HRS)/R(LRS) ratio (> 10(3)), die-to-die uniformity, sweeping endurance, and a retention time of more than 10(3) s, can be obtained by optimizing the thickness of YSZ layer.
Related Concept Videos
MOS Capacitor
The metal gate is typically made from highly conductive materials such as aluminum or polysilicon. Beneath the metal gate lies a thin layer of...
Non-ohmic Devices
Consider a simple circuit consisting of a battery, a diode, and a resistor. A diode...
MOSFET: Enhancement Mode
In their basic form, enhancement-mode MOSFETs are typically non-conductive when the gate-source voltage (Vgs) is zero. This default 'off' state means no current...

