Jove
Visualize
Contact Us
JoVE
x logofacebook logolinkedin logoyoutube logo
ABOUT JoVE
OverviewLeadershipBlogJoVE Help Center
AUTHORS
Publishing ProcessEditorial BoardScope & PoliciesPeer ReviewFAQSubmit
LIBRARIANS
TestimonialsSubscriptionsAccessResourcesLibrary Advisory BoardFAQ
RESEARCH
JoVE JournalMethods CollectionsJoVE Encyclopedia of ExperimentsArchive
EDUCATION
JoVE CoreJoVE BusinessJoVE Science EducationJoVE Lab ManualFaculty Resource CenterFaculty Site
Terms & Conditions of Use
Privacy Policy
Policies

Related Concept Videos

Field Effect Transistor01:29

Field Effect Transistor

Field-effect transistors (FETs) are integral to electronic circuits and distinguished by their three-terminal setup: the gate, drain, and source. These transistors operate as unipolar devices, which utilize either electrons or holes as charge carriers, in contrast to bipolar transistors, which use both types of carriers. The primary function of the FET is to modulate the flow of these carriers from the source to the drain through a channel. The voltage difference between the gate and source...
MOSFET: Enhancement Mode01:22

MOSFET: Enhancement Mode

Enhancement-mode MOSFETs are pivotal components in electronics, distinguished by their capacity to act as highly efficient switches. They are part of the larger family of metal-oxide Semiconductor Field-Effect Transistors (MOSFETs). They are available in two types: p-channel and n-channel, each tailored to specific polarity operations.
In their basic form, enhancement-mode MOSFETs are typically non-conductive when the gate-source voltage (Vgs) is zero. This default 'off' state means no current...
MOSFET01:16

MOSFET

The Metal-Oxide-Semiconductor Field-Effect Transistor (MOSFET) plays a pivotal role in modern electronics thanks to its versatility and efficiency in controlling electrical currents. This device, also known as IGFET, MISFET, and MOSFET, has three main terminals: the Source, Drain, and Gate. MOSFETs are classified into n-channel or p-channel types based on the doping characteristics of their substrate and the source or drain regions.
In an n-MOSFET, the structure includes n-type source and drain...
Biasing of FET01:22

Biasing of FET

Biasing a Junction Field Effect Transistor (JFET) is crucial for setting operational parameters and ensuring efficient functioning in electronic circuits. JFETs are characterized by using a single carrier type in N-channel or P-channel configurations, where the channel is surrounded by PN junctions. These junctions are central to the device's ability to control current flow.
In an N-channel JFET, the structure consists of N-type material forming the channel on a P-type substrate, with the gate...

You might also read

Related Articles

Articles linked to this work by shared authors, journal, and citation graph.

Sort by
Same author

Engineering of dense arrays of Vertical Si<sub>1-</sub>Ge<i></i>nanostructures.

Nanotechnology·2022
Same author

Polyoxometalate SbW9 regulates proliferation and apoptosis of NSCLC cells via PTEN-dependent AKT signaling pathway.

European review for medical and pharmacological sciences·2021
Same author

MicroRNA-218 regulates the epithelial-to-mesenchymal transition and the PI3K/Akt signaling pathway to suppress lung adenocarcinoma progression by directly targeting BMI-1.

European review for medical and pharmacological sciences·2021
Same author

LINC01093 promotes proliferation and invasion of non-small cell lung cancer cells via targeting akt signaling pathway.

European review for medical and pharmacological sciences·2021
Same author

Long noncoding RNA SNHG14 exerts oncogenic functions in lung adenocarcinoma through acting as a sponge to miR-613.

European review for medical and pharmacological sciences·2020
Same author

Linc00703 suppresses non-small cell lung cancer progression by modulating CyclinD1/CDK4 expression.

European review for medical and pharmacological sciences·2020
Same journal

Curved interfaces-enhanced oxygen reduction reaction by PtCo alloys anchored MOF-derived carbon.

Nanoscale·2026
Same journal

Broadly neutralizing antibodies against HIV-1 pseudoviruses elicited by envelope trimer DNA with chimeric design delivered <i>via</i> silica-calcium phosphate nanoparticles.

Nanoscale·2026
Same journal

The transition of MXene research: the map and the gap.

Nanoscale·2026
Same journal

Critical interplay of defect engineering and plasmonics in hybrid nanostructures for ultrasensitive photo-enhanced Raman spectroscopy.

Nanoscale·2026
Same journal

Crystallization regulation and electrochemical optimization of free-standing carbon nanofiber-confined vanadium oxide nanodots for advanced flexible zinc ion batteries.

Nanoscale·2026
Same journal

Polariton manipulation <i>via</i> boundary engineering.

Nanoscale·2026
See all related articles

Related Experiment Video

Updated: May 14, 2026

Ultrahigh Density Array of Vertically Aligned Small-molecular Organic Nanowires on Arbitrary Substrates
08:07

Ultrahigh Density Array of Vertically Aligned Small-molecular Organic Nanowires on Arbitrary Substrates

Published on: June 18, 2013

Vertical nanowire array-based field effect transistors for ultimate scaling.

G Larrieu1, X-L Han

  • 1LAAS, CNRS, Univ de Toulouse, 7 av. du Colonel Roche, 31077 Toulouse, France. glarrieu@laas.fr

Nanoscale
|February 14, 2013
PubMed
Summary
This summary is machine-generated.

Researchers developed high-performance vertical nanowire field-effect transistors. This scalable architecture overcomes limitations of current silicon devices, enabling smaller, low-power transistors and memory with reduced variability.

More Related Videos

Flow-assisted Dielectrophoresis: A Low Cost Method for the Fabrication of High Performance Solution-processable Nanowire Devices
09:14

Flow-assisted Dielectrophoresis: A Low Cost Method for the Fabrication of High Performance Solution-processable Nanowire Devices

Published on: December 7, 2017

A Standard and Reliable Method to Fabricate Two-Dimensional Nanoelectronics
07:12

A Standard and Reliable Method to Fabricate Two-Dimensional Nanoelectronics

Published on: August 28, 2018

Related Experiment Videos

Last Updated: May 14, 2026

Ultrahigh Density Array of Vertically Aligned Small-molecular Organic Nanowires on Arbitrary Substrates
08:07

Ultrahigh Density Array of Vertically Aligned Small-molecular Organic Nanowires on Arbitrary Substrates

Published on: June 18, 2013

Flow-assisted Dielectrophoresis: A Low Cost Method for the Fabrication of High Performance Solution-processable Nanowire Devices
09:14

Flow-assisted Dielectrophoresis: A Low Cost Method for the Fabrication of High Performance Solution-processable Nanowire Devices

Published on: December 7, 2017

A Standard and Reliable Method to Fabricate Two-Dimensional Nanoelectronics
07:12

A Standard and Reliable Method to Fabricate Two-Dimensional Nanoelectronics

Published on: August 28, 2018

Area of Science:

  • Materials Science
  • Electrical Engineering
  • Nanotechnology

Background:

  • Planar silicon transistors face scaling limits.
  • Nanowire field-effect transistors (FETs) offer potential for improved electrostatic control and reduced leakage.
  • Scalable and reproducible nanowire FET architectures with high electrical performance are needed.

Purpose of the Study:

  • To demonstrate a high-performance FET architecture using dense vertical nanowire arrays.
  • To address the need for scalable and reproducible nanowire FETs with excellent electrical properties.

Main Methods:

  • Fabrication of field-effect transistors on massively parallel dense vertical nanowire arrays.
  • Implementation of silicided source/drain contacts.
  • Use of scaled metallic gate length through a simple process.

Main Results:

  • Achieved high-performance field-effect transistors on vertical nanowire arrays.
  • Demonstrated improved immunity to short channel effects.
  • Reduced device-to-device variability.
  • Enabled nanometer gate length patterning without high-resolution lithography.

Conclusions:

  • The proposed vertical nanowire FET architecture is scalable and reproducible.
  • This architecture offers significant advantages for manufacturing low-power transistors and memory devices.
  • It overcomes limitations of current planar silicon electronics.