Jove
Visualize
Contact Us
JoVE
x logofacebook logolinkedin logoyoutube logo
ABOUT JoVE
OverviewLeadershipBlogJoVE Help Center
AUTHORS
Publishing ProcessEditorial BoardScope & PoliciesPeer ReviewFAQSubmit
LIBRARIANS
TestimonialsSubscriptionsAccessResourcesLibrary Advisory BoardFAQ
RESEARCH
JoVE JournalMethods CollectionsJoVE Encyclopedia of ExperimentsArchive
EDUCATION
JoVE CoreJoVE BusinessJoVE Science EducationJoVE Lab ManualFaculty Resource CenterFaculty Site
Terms & Conditions of Use
Privacy Policy
Policies

Related Concept Videos

MOS Capacitor01:25

MOS Capacitor

A Metal-Oxide-Semiconductor (MOS) capacitor is a fundamental structure used extensively in semiconductor device technology, particularly in the fabrication of integrated circuits and MOSFETs (metal-oxide-semiconductor field-effect transistors). The MOS capacitor consists of three layers: a metal gate, a dielectric oxide, and a semiconductor substrate.
The metal gate is typically made from highly conductive materials such as aluminum or polysilicon. Beneath the metal gate lies a thin layer of...

You might also read

Related Articles

Articles linked to this work by shared authors, journal, and citation graph.

Sort by
Same author

Scaling nanoribbon transistors with monolayer transition metal dichalcogenides.

Nature nanotechnology·2026
Same author

Gate-Dielectric Engineering with an Ultrathin Silicon Oxide Interfacial Dipole Layer for Low-Leakage Oxide-Semiconductor Memories.

Nano letters·2026
Same author

Electrothermally Induced Channel Formation in a Spin-Crossover Neuron.

ACS nano·2026
Same author

Nondestructive Atomic Defect Quantification of Two-Dimensional Materials and Devices.

ACS applied materials & interfaces·2026
Same author

Low resistance p-type contacts to monolayer WSe<sub>2</sub> through chlorinated solvent doping.

Nature communications·2026
Same author

Identification of novel genetic biomarkers for ChAdOx1 nCoV-19 mediated immunogenicity.

Frontiers in immunology·2025

Related Experiment Video

Updated: May 11, 2026

In Situ Transmission Electron Microscopy with Biasing and Fabrication of Asymmetric Crossbars Based on Mixed-Phased a-VOx
09:49

In Situ Transmission Electron Microscopy with Biasing and Fabrication of Asymmetric Crossbars Based on Mixed-Phased a-VOx

Published on: May 13, 2020

Resistive random access memory enabled by carbon nanotube crossbar electrodes.

Cheng-Lin Tsai1, Feng Xiong, Eric Pop

  • 1Department of Materials Science and Engineering, University of Illinois, Urbana, Illinois 61801, USA.

ACS Nano
|May 28, 2013
PubMed
Summary

Single-walled carbon nanotubes (CNTs) enable sub-5 nm resistive random access memory (RRAM) by switching aluminum oxide (AlOx) bits. This research explores RRAM scaling limits for future nanoelectronic devices.

More Related Videos

A Method for Growing Bio-memristors from Slime Mold
07:46

A Method for Growing Bio-memristors from Slime Mold

Published on: November 2, 2017

Fabrication of Low Temperature Carbon Nanotube Vertical Interconnects Compatible with Semiconductor Technology
09:20

Fabrication of Low Temperature Carbon Nanotube Vertical Interconnects Compatible with Semiconductor Technology

Published on: December 7, 2015

Related Experiment Videos

Last Updated: May 11, 2026

In Situ Transmission Electron Microscopy with Biasing and Fabrication of Asymmetric Crossbars Based on Mixed-Phased a-VOx
09:49

In Situ Transmission Electron Microscopy with Biasing and Fabrication of Asymmetric Crossbars Based on Mixed-Phased a-VOx

Published on: May 13, 2020

A Method for Growing Bio-memristors from Slime Mold
07:46

A Method for Growing Bio-memristors from Slime Mold

Published on: November 2, 2017

Fabrication of Low Temperature Carbon Nanotube Vertical Interconnects Compatible with Semiconductor Technology
09:20

Fabrication of Low Temperature Carbon Nanotube Vertical Interconnects Compatible with Semiconductor Technology

Published on: December 7, 2015

Area of Science:

  • Materials Science
  • Nanotechnology
  • Electrical Engineering

Background:

  • Resistive random access memory (RRAM) offers high density and low power consumption.
  • Scaling RRAM to the sub-5 nm level is crucial for next-generation electronics.
  • Understanding the behavior of nanoscale memory domains is essential for device optimization.

Purpose of the Study:

  • To investigate the use of single-walled carbon nanotube (CNT) crossbar electrodes for probing and switching sub-5 nm memory domains in thin aluminum oxide (AlOx) films.
  • To determine the switching characteristics and energy efficiency of AlOx-based RRAM at the nanoscale.
  • To assess the impact of CNT properties and device architecture on RRAM performance.

Main Methods:

  • Fabrication of crossbar electrodes using metallic and semiconducting single-walled carbon nanotubes (CNTs).
  • Electrical characterization of thin AlOx films switched by CNT electrodes, measuring resistance states, ON/OFF ratios, and programming parameters.
  • Analysis of switching behavior dependence on CNT series resistance and the number of cross-points.

Main Results:

  • Both metallic and semiconducting CNTs successfully switched AlOx bits between high and low resistance states.
  • Low-resistance state scaling was observed to be linear with CNT series resistance down to approximately 10 MΩ.
  • High ON/OFF ratios (up to 5 × 10^5) were achieved with low programming currents (1-100 nA) and few-volt set/reset voltages.
  • Remarkably low switching power (10-100 nW) and energy (0.1-10 fJ per bit) were demonstrated.
  • Switching behavior in multi-crossbar devices was found to be dominated by a single channel.

Conclusions:

  • Single-walled carbon nanotube crossbar electrodes are effective for probing and switching nanoscale AlOx memory domains.
  • The demonstrated low switching energy and high ON/OFF ratios are promising for ultra-scaled RRAM.
  • This study provides critical insights into the ultimate scaling limits of RRAM at single-nanometer bit dimensions.