Jove
Visualize
Contact Us
JoVE
x logofacebook logolinkedin logoyoutube logo
ABOUT JoVE
OverviewLeadershipBlogJoVE Help Center
AUTHORS
Publishing ProcessEditorial BoardScope & PoliciesPeer ReviewFAQSubmit
LIBRARIANS
TestimonialsSubscriptionsAccessResourcesLibrary Advisory BoardFAQ
RESEARCH
JoVE JournalMethods CollectionsJoVE Encyclopedia of ExperimentsArchive
EDUCATION
JoVE CoreJoVE BusinessJoVE Science EducationJoVE Lab ManualFaculty Resource CenterFaculty Site
Terms & Conditions of Use
Privacy Policy
Policies

Related Concept Videos

Biasing of FET01:22

Biasing of FET

Biasing a Junction Field Effect Transistor (JFET) is crucial for setting operational parameters and ensuring efficient functioning in electronic circuits. JFETs are characterized by using a single carrier type in N-channel or P-channel configurations, where the channel is surrounded by PN junctions. These junctions are central to the device's ability to control current flow.
In an N-channel JFET, the structure consists of N-type material forming the channel on a P-type substrate, with the gate...
Biasing of Metal-Semiconductor Junctions01:27

Biasing of Metal-Semiconductor Junctions

Biasing metal-semiconductor junctions involves applying a voltage across the junction. Specifically, the metal is connected to a voltage source, while the semiconductor is grounded. This technique is essential for controlling the direction and magnitude of current flow in electronic devices, including diodes, transistors, and photovoltaic cells.
In Schottky junctions, where the semiconductor is n-type, applying a positive voltage to the metal relative to the semiconductor reduces its Fermi...
MOS Capacitor01:25

MOS Capacitor

A Metal-Oxide-Semiconductor (MOS) capacitor is a fundamental structure used extensively in semiconductor device technology, particularly in the fabrication of integrated circuits and MOSFETs (metal-oxide-semiconductor field-effect transistors). The MOS capacitor consists of three layers: a metal gate, a dielectric oxide, and a semiconductor substrate.
The metal gate is typically made from highly conductive materials such as aluminum or polysilicon. Beneath the metal gate lies a thin layer of...

You might also read

Related Articles

Articles linked to this work by shared authors, journal, and citation graph.

Sort by
Same author

A hybrid LLM and machine learning framework for early fire detection in subway tunnels.

Scientific reports·2026
Same author

Association Between Ratio of Cholesterols and Coronary Artery Stenosis According to Low-Density Lipoprotein-Cholesterol Levels and Statin Use.

Korean circulation journal·2026
Same author

Next-generation blue OLED emitters: efficiency, color purity, and the road to BT.2020.

Materials horizons·2026
Same author

Development of Aquanaut Selection Procedures: Establishing Psychological Evaluation Criteria and Processes for Underwater Space Inhabitants.

Psychiatry investigation·2026
Same author

Prospective Multimodal Assessment of Radiation-Induced Subclinical Cardiac Changes in Patients with Left Breast Cancer Using Hematologic Biomarkers, Echocardiography, and <sup>18</sup>F-FDG PET/CT: A Pilot Study.

Cancers·2026
Same author

Photon-controlled memristive synapses: recent progress toward brain-inspired neuromorphic computing.

Materials horizons·2026

Related Experiment Video

Updated: May 9, 2026

In Situ Transmission Electron Microscopy with Biasing and Fabrication of Asymmetric Crossbars Based on Mixed-Phased a-VOx
09:49

In Situ Transmission Electron Microscopy with Biasing and Fabrication of Asymmetric Crossbars Based on Mixed-Phased a-VOx

Published on: May 13, 2020

A four-bit-per-cell program method with substrate-bias assisted hot electron injection for charge trap flash memory

Ho-Myoung An1, Hee-Dong Kim, Byungcheul Kim

  • 1School of Electrical Engineering, Korea University, Anam-dong 5-ga, Seoul 136-701, Korea.

Journal of Nanoscience and Nanotechnology
|July 18, 2013
PubMed
Summary

This study introduces a new four-bit-per-cell programming method for charge trap flash memory using substrate-bias assisted hot electron (SAHE) injection. This technique improves localized charge injection and achieves multi-level storage with fast programming times.

More Related Videos

Silicon Metal-oxide-semiconductor Quantum Dots for Single-electron Pumping
14:58

Silicon Metal-oxide-semiconductor Quantum Dots for Single-electron Pumping

Published on: June 3, 2015

Experimental Methods for Trapping Ions Using Microfabricated Surface Ion Traps
11:45

Experimental Methods for Trapping Ions Using Microfabricated Surface Ion Traps

Published on: August 17, 2017

Related Experiment Videos

Last Updated: May 9, 2026

In Situ Transmission Electron Microscopy with Biasing and Fabrication of Asymmetric Crossbars Based on Mixed-Phased a-VOx
09:49

In Situ Transmission Electron Microscopy with Biasing and Fabrication of Asymmetric Crossbars Based on Mixed-Phased a-VOx

Published on: May 13, 2020

Silicon Metal-oxide-semiconductor Quantum Dots for Single-electron Pumping
14:58

Silicon Metal-oxide-semiconductor Quantum Dots for Single-electron Pumping

Published on: June 3, 2015

Experimental Methods for Trapping Ions Using Microfabricated Surface Ion Traps
11:45

Experimental Methods for Trapping Ions Using Microfabricated Surface Ion Traps

Published on: August 17, 2017

Area of Science:

  • Electrical Engineering
  • Materials Science
  • Semiconductor Devices

Background:

  • Conventional four-bit programming methods in flash memory face limitations.
  • Channel hot electron (CHE) injection struggles with precision and efficiency.

Purpose of the Study:

  • To propose and validate a novel four-bit-per-cell programming method for charge trap flash memory.
  • To overcome the limitations of existing CHE-based programming techniques.

Main Methods:

  • Utilizing a two-step sequence with substrate-bias assisted hot electron (SAHE) injection.
  • Employing charge pumping methods to analyze spatial threshold voltage distribution.
  • Implementing drain voltage stepping for multi-level storage.

Main Results:

  • Localized charge injection near the junction edge was observed with an acceptable read margin.
  • A threshold voltage difference of 1 V was achieved between forward and reverse reads.
  • Fast programming times of 1 microsecond and easy multi-level storage were demonstrated.

Conclusions:

  • The SAHE injection method offers a viable alternative for efficient four-bit-per-cell programming.
  • This method enhances localized charge injection and read margin in flash memory devices.
  • Direct observation of spatial threshold voltage distribution confirms the method's effectiveness.