Experimental study of plane electrode thickness scaling for 3D vertical resistive random access memory

Hong-Yu Chen1, Shimeng Yu, Bin Gao

  • 1Center for Integrated Systems and Department of Electrical Engineering, Stanford University, Stanford, CA 94305, USA.

Nanotechnology
|October 24, 2013
PubMed

Related Concept Videos