Jove
Visualize
Contact Us
JoVE
x logofacebook logolinkedin logoyoutube logo
ABOUT JoVE
OverviewLeadershipBlogJoVE Help Center
AUTHORS
Publishing ProcessEditorial BoardScope & PoliciesPeer ReviewFAQSubmit
LIBRARIANS
TestimonialsSubscriptionsAccessResourcesLibrary Advisory BoardFAQ
RESEARCH
JoVE JournalMethods CollectionsJoVE Encyclopedia of ExperimentsArchive
EDUCATION
JoVE CoreJoVE BusinessJoVE Science EducationJoVE Lab ManualFaculty Resource CenterFaculty Site
Terms & Conditions of Use
Privacy Policy
Policies

Related Concept Videos

MOSFET: Enhancement Mode01:22

MOSFET: Enhancement Mode

1.1K
Enhancement-mode MOSFETs are pivotal components in electronics, distinguished by their capacity to act as highly efficient switches. They are part of the larger family of metal-oxide Semiconductor Field-Effect Transistors (MOSFETs). They are available in two types: p-channel and n-channel, each tailored to specific polarity operations.
In their basic form, enhancement-mode MOSFETs are typically non-conductive when the gate-source voltage (Vgs) is zero. This default 'off' state means no...
1.1K
Characteristics of MOSFET01:17

Characteristics of MOSFET

1.4K
Metal-oxide-semiconductor field-effect Transistors, or MOSFETs, play a critical role in electronic circuits. They are primarily utilized for amplifying and switching signals.
Various vital parameters influence their functionality, which is crucial for theory and electronics applications. First, channel dimensions, precisely length, and width, are pivotal. The size of these channels affects the transistor's ability to carry current and switching speeds; shorter channels typically enable...
1.4K
MOSFET01:16

MOSFET

1.8K
The Metal-Oxide-Semiconductor Field-Effect Transistor (MOSFET) plays a pivotal role in modern electronics thanks to its versatility and efficiency in controlling electrical currents. This device, also known as IGFET, MISFET, and MOSFET, has three main terminals: the Source, Drain, and Gate. MOSFETs are classified into n-channel or p-channel types based on the doping characteristics of their substrate and the source or drain regions.
In an n-MOSFET, the structure includes n-type source and drain...
1.8K
Field Effect Transistor01:29

Field Effect Transistor

1.8K
Field-effect transistors (FETs) are integral to electronic circuits and distinguished by their three-terminal setup: the gate, drain, and source. These transistors operate as unipolar devices, which utilize either electrons or holes as charge carriers, in contrast to bipolar transistors, which use both types of carriers. The primary function of the FET is to modulate the flow of these carriers from the source to the drain through a channel. The voltage difference between the gate and source...
1.8K
MOSFET: Depletion Mode01:20

MOSFET: Depletion Mode

1.2K
Depletion-mode MOSFETs represent a unique subset of MOSFET technology, functioning fundamentally differently from their enhancement-mode counterparts. Unlike enhancement MOSFETs, which require a positive gate-source voltage (Vgs) to turn on, depletion-mode MOSFETs are inherently conductive and "normally on" devices.
The primary characteristic of depletion-mode MOSFETs is their ability to conduct current between the drain and source terminals without gate bias. This inherent conductivity...
1.2K
MOS Capacitor01:25

MOS Capacitor

1.8K
A Metal-Oxide-Semiconductor (MOS) capacitor is a fundamental structure used extensively in semiconductor device technology, particularly in the fabrication of integrated circuits and MOSFETs (metal-oxide-semiconductor field-effect transistors). The MOS capacitor consists of three layers: a metal gate, a dielectric oxide, and a semiconductor substrate.
The metal gate is typically made from highly conductive materials such as aluminum or polysilicon. Beneath the metal gate lies a thin layer of...
1.8K

You might also read

Related Articles

Articles linked to this work by shared authors, journal, and citation graph.

Sort by
Same author

Activating Phase-Transition Toughening in van der Waals Semiconductor GaTe.

Nano letters·2026
Same author

PSO-Transformer for mapping soil heavy metals using UAV hyperspectral data with spectral calibration and indices.

iScience·2026
Same author

Differential Image Sensor With Decoupled Static and Dynamic Outputs.

Advanced materials (Deerfield Beach, Fla.)·2026
Same author

Pathological triad of perioperative acute kidney injury: renal microcirculatory hypoxia, mitochondrial damage, and immuno-metabolic reprogramming.

Frontiers in immunology·2026
Same author

Gradient-distributed metal-halide dynamic memristors for adaptive and robust voiceprint recognition.

Nature communications·2026
Same author

Resolving intrinsic dislocation structure in perovskite crystals using pulsed electron beam with atomic resolution.

Nature communications·2026

Related Experiment Video

Updated: Apr 26, 2026

Fabrication of Schottky Diodes on Zn-polar BeMgZnO/ZnO Heterostructure Grown by Plasma-assisted Molecular Beam Epitaxy
14:16

Fabrication of Schottky Diodes on Zn-polar BeMgZnO/ZnO Heterostructure Grown by Plasma-assisted Molecular Beam Epitaxy

Published on: October 23, 2018

9.8K

Interface engineering for high-performance top-gated MoS2 field-effect transistors.

Xuming Zou1, Jingli Wang, Chung-Hua Chiu

  • 1Department of Physics and Key Laboratory of Artificial Micro- and Nano-structures of Ministry of Education, Wuhan University, Wuhan, 430072, China.

Advanced Materials (Deerfield Beach, Fla.)
|July 30, 2014
PubMed
Summary
This summary is machine-generated.

Interface engineering in Molybdenum disulfide (MoS2) transistors using Y2O3/HfO2 stacks significantly enhances performance. This optimized stack achieves near-ideal sub-threshold slope and record-high saturation current in ultrathin HfO2 layers.

Keywords:
MoS2interface engineeringtop-gatedtransistorstwo-dimensional materials

More Related Videos

Electric-field Control of Electronic States in WS2 Nanodevices by Electrolyte Gating
10:36

Electric-field Control of Electronic States in WS2 Nanodevices by Electrolyte Gating

Published on: April 12, 2018

10.6K
Fabrication of a Solution-gated Indium-Tin-Oxide-based One-piece Transistor Enabling Sensitive Biosensing
10:45

Fabrication of a Solution-gated Indium-Tin-Oxide-based One-piece Transistor Enabling Sensitive Biosensing

Published on: August 29, 2025

771

Related Experiment Videos

Last Updated: Apr 26, 2026

Fabrication of Schottky Diodes on Zn-polar BeMgZnO/ZnO Heterostructure Grown by Plasma-assisted Molecular Beam Epitaxy
14:16

Fabrication of Schottky Diodes on Zn-polar BeMgZnO/ZnO Heterostructure Grown by Plasma-assisted Molecular Beam Epitaxy

Published on: October 23, 2018

9.8K
Electric-field Control of Electronic States in WS2 Nanodevices by Electrolyte Gating
10:36

Electric-field Control of Electronic States in WS2 Nanodevices by Electrolyte Gating

Published on: April 12, 2018

10.6K
Fabrication of a Solution-gated Indium-Tin-Oxide-based One-piece Transistor Enabling Sensitive Biosensing
10:45

Fabrication of a Solution-gated Indium-Tin-Oxide-based One-piece Transistor Enabling Sensitive Biosensing

Published on: August 29, 2025

771

Area of Science:

  • Materials Science
  • Solid State Physics
  • Nanotechnology

Background:

  • Interface quality is crucial for optimizing the performance of transition metal dichalcogenide (TMD) transistors.
  • Molybdenum disulfide (MoS2) is a promising 2D material for next-generation electronics.
  • Controlling the interface in MoS2-based devices is essential for realizing their full potential.

Purpose of the Study:

  • To demonstrate the experimental effects of optimized interface engineering in MoS2 transistors.
  • To investigate the role of Y2O3/HfO2 dielectric stacks in enhancing device performance.
  • To explore the scalability of the HfO2 dielectric layer while maintaining excellent electrical characteristics.

Main Methods:

  • Fabrication of MoS2 transistors utilizing a Y2O3/HfO2 dielectric stack.
  • Systematic variation of the HfO2 layer thickness.
  • Electrical characterization including sub-threshold swing and saturation current measurements.

Main Results:

  • The MoS2/Y2O3/HfO2 stack provides excellent control over the semiconductor-insulator interface.
  • The HfO2 layer was successfully scaled down to 9 nm.
  • Achieved a near-ideal sub-threshold slope of 65 mV/dec.
  • Obtained the highest reported saturation current of 526 μA/μm for any MoS2 transistor.

Conclusions:

  • Optimized interface engineering is a viable strategy for significantly boosting MoS2 transistor performance.
  • The Y2O3/HfO2 dielectric system enables high-performance, scaled-down MoS2 devices.
  • This work sets a new benchmark for MoS2 transistor technology.