Jove
Visualize
Contact Us
JoVE
x logofacebook logolinkedin logoyoutube logo
ABOUT JoVE
OverviewLeadershipBlogJoVE Help Center
AUTHORS
Publishing ProcessEditorial BoardScope & PoliciesPeer ReviewFAQSubmit
LIBRARIANS
TestimonialsSubscriptionsAccessResourcesLibrary Advisory BoardFAQ
RESEARCH
JoVE JournalMethods CollectionsJoVE Encyclopedia of ExperimentsArchive
EDUCATION
JoVE CoreJoVE BusinessJoVE Science EducationJoVE Lab ManualFaculty Resource CenterFaculty Site
Terms & Conditions of Use
Privacy Policy
Policies

Related Concept Videos

Metal-Semiconductor Junctions01:24

Metal-Semiconductor Junctions

1.3K
The contact of metal and semiconductor can lead to the formation of a junction with either Schottky or Ohmic behavior.
Schottky Barriers
Schottky barriers arise when a metal with a work function (Φm) contacts a semiconductor with a different work function (Φs). Initially, electrons transfer until the Fermi levels of the metal and semiconductor align at equilibrium. For instance, if Φm > Φs, the semiconductor Fermi level is higher than the metal's before contact. The...
1.3K
P-N junction01:11

P-N junction

1.6K
A p-n junction is formed when p-type and n-type semiconductor materials are joined together. At the interface of the p-n junction, holes from the p-side and electrons from the n-side begin to diffuse into the opposite sides due to the concentration gradient. This diffusion of carriers leads to a region around the junction where there are no free charge carriers, known as the depletion region. The charge density within the depletion region for the n-side and p-side can be described by the...
1.6K
MOSFET01:16

MOSFET

1.6K
The Metal-Oxide-Semiconductor Field-Effect Transistor (MOSFET) plays a pivotal role in modern electronics thanks to its versatility and efficiency in controlling electrical currents. This device, also known as IGFET, MISFET, and MOSFET, has three main terminals: the Source, Drain, and Gate. MOSFETs are classified into n-channel or p-channel types based on the doping characteristics of their substrate and the source or drain regions.
In an n-MOSFET, the structure includes n-type source and drain...
1.6K
Bipolar Junction Transistor01:22

Bipolar Junction Transistor

1.9K
Bipolar Junction Transistors (BJTs) are essential elements in electronic circuits, playing a crucial role in the functionality of amplifiers, memories, and microprocessors. These transistors can be designed as NPN or PNP based on their doping patterns. They consist of three layers: the emitter, base, and collector. The configuration of these layers and their respective doping levels—with N-type or P-type impurities—define the transistor's type and its operational...
1.9K
MOSFET: Enhancement Mode01:22

MOSFET: Enhancement Mode

1.0K
Enhancement-mode MOSFETs are pivotal components in electronics, distinguished by their capacity to act as highly efficient switches. They are part of the larger family of metal-oxide Semiconductor Field-Effect Transistors (MOSFETs). They are available in two types: p-channel and n-channel, each tailored to specific polarity operations.
In their basic form, enhancement-mode MOSFETs are typically non-conductive when the gate-source voltage (Vgs) is zero. This default 'off' state means no...
1.0K
Schottky Barrier Diode01:27

Schottky Barrier Diode

1.3K
Schottky barrier diodes are specialized semiconductor devices characterized by their unique construction. This construction involves combining a metal layer with a moderately doped n-type semiconductor material. This combination leads to the formation of a Schottky barrier, a pivotal element that defines the diode's operational characteristics. The core functionality of Schottky barrier diodes is their capacity to allow current to flow in only one direction due to their distinctive...
1.3K

You might also read

Related Articles

Articles linked to this work by shared authors, journal, and citation graph.

Sort by
Same author

Real-time signal processing enabled by fused networks on a memristor-based system on a chip.

Science advances·2025
Same author

Programming memristor arrays with arbitrarily high precision for analog computing.

Science (New York, N.Y.)·2024
Same author

Reservoir computing using dynamic memristors for temporal information processing.

Nature communications·2017
Same author

Sparse coding with memristor networks.

Nature nanotechnology·2017
Same author

Cell Therapy From Bench to Bedside Translation in CNS Neurorestoratology Era.

Cell medicine·2011
Same author

Effect of transplantation with autologous bone marrow stem cells on acute myocardial infarction.

International journal of cardiology·2011

Related Experiment Video

Updated: Mar 28, 2026

Fabrication of Low Temperature Carbon Nanotube Vertical Interconnects Compatible with Semiconductor Technology
09:20

Fabrication of Low Temperature Carbon Nanotube Vertical Interconnects Compatible with Semiconductor Technology

Published on: December 7, 2015

8.2K

Vertical Ge/Si Core/Shell Nanowire Junctionless Transistor.

Lin Chen1, Fuxi Cai1, Ugo Otuonye1

  • 1Department of Electrical Engineering and Computer Science, University of Michigan , Ann Arbor, Michigan 48109, United States.

Nano Letters
|December 18, 2015
PubMed
Summary
This summary is machine-generated.

Vertical junctionless transistors using germanium/silicon core/shell nanowires demonstrate excellent P-type transistor performance. This research highlights their potential for reliable fabrication and integration into future high-performance hybrid circuits.

Keywords:
Germanium/silicongate-all-aroundjunctionless transistornanowirevertical transistor

More Related Videos

Flow-assisted Dielectrophoresis: A Low Cost Method for the Fabrication of High Performance Solution-processable Nanowire Devices
09:14

Flow-assisted Dielectrophoresis: A Low Cost Method for the Fabrication of High Performance Solution-processable Nanowire Devices

Published on: December 7, 2017

8.4K
Scalable Quantum Integrated Circuits on Superconducting Two-Dimensional Electron Gas Platform
05:39

Scalable Quantum Integrated Circuits on Superconducting Two-Dimensional Electron Gas Platform

Published on: August 2, 2019

10.5K

Related Experiment Videos

Last Updated: Mar 28, 2026

Fabrication of Low Temperature Carbon Nanotube Vertical Interconnects Compatible with Semiconductor Technology
09:20

Fabrication of Low Temperature Carbon Nanotube Vertical Interconnects Compatible with Semiconductor Technology

Published on: December 7, 2015

8.2K
Flow-assisted Dielectrophoresis: A Low Cost Method for the Fabrication of High Performance Solution-processable Nanowire Devices
09:14

Flow-assisted Dielectrophoresis: A Low Cost Method for the Fabrication of High Performance Solution-processable Nanowire Devices

Published on: December 7, 2017

8.4K
Scalable Quantum Integrated Circuits on Superconducting Two-Dimensional Electron Gas Platform
05:39

Scalable Quantum Integrated Circuits on Superconducting Two-Dimensional Electron Gas Platform

Published on: August 2, 2019

10.5K

Area of Science:

  • Semiconductor device physics
  • Nanotechnology
  • Materials science

Background:

  • Advanced transistor structures are crucial for next-generation electronics.
  • Germanium/silicon core/shell nanowires offer unique electronic properties.
  • Gate-all-around (GAA) architectures enhance transistor performance.

Purpose of the Study:

  • To fabricate and analyze vertical junctionless transistors with a GAA structure using Ge/Si core/shell nanowires.
  • To evaluate the transistor performance and short-channel effects.
  • To demonstrate the potential for integration into logic circuits.

Main Methods:

  • Epitaxial growth of Ge/Si core/shell nanowires on a <111> Si substrate.
  • Fabrication of vertical junctionless transistors with GAA structure.
  • Device characterization and performance analysis.
  • Modeling using a GAA junctionless transistor model.
  • Demonstration of a PMOS-logic inverter.

Main Results:

  • Excellent P-type transistor behavior with high on-current (Ion = 750 μA/μm) and minimal short-channel effects.
  • Quantitative agreement between experimental data and the GAA junctionless transistor model.
  • High uniformity and reliability confirmed by device parameter distribution analysis.
  • Successful demonstration of a PMOS-logic inverter with near rail-to-rail output voltage.

Conclusions:

  • Vertical Ge/Si core/shell nanowire junctionless transistors exhibit excellent performance and reliability.
  • The fabrication process is controllable, enabling consistent device characteristics.
  • These transistors are promising for future hybrid, high-performance circuits integrated with existing Si platforms.