Search research articles

ABOUT JoVE

Overview Leadership Blog JoVE Help Center

AUTHORS

Publishing Process Editorial Board Scope & Policies Peer Review FAQ Submit

LIBRARIANS

Testimonials Subscriptions Access Resources Library Advisory Board FAQ

RESEARCH

JoVE Journal Methods Collections JoVE Encyclopedia of Experiments Archive

EDUCATION

JoVE Core JoVE Business JoVE Science Education JoVE Lab Manual Faculty Resource Center Faculty Site

Terms & Conditions of Use

Related Concept Videos

MOS Capacitor

MOS Capacitor

A Metal-Oxide-Semiconductor (MOS) capacitor is a fundamental structure used extensively in semiconductor device technology, particularly in the fabrication of integrated circuits and MOSFETs (metal-oxide-semiconductor field-effect transistors). The MOS capacitor consists of three layers: a metal gate, a dielectric oxide, and a semiconductor substrate.
The metal gate is typically made from highly conductive materials such as aluminum or polysilicon. Beneath the metal gate lies a thin layer of...

You might also read

Related Articles

Articles linked to this work by shared authors, journal, and citation graph.

Sort by

Same author

Dynamic Changes in Midbrain-Striatal Association and Their Relationship With Levodopa-Induced Dyskinesia in Parkinson's Disease.

Parkinson's disease·2026

Same author

A Meta-Analysis of Anti-Thyroid Peroxidase Antibody and Omalizumab Response in Chronic Spontaneous Urticaria.

Clinical and experimental allergy : journal of the British Society for Allergy and Clinical Immunology·2026

Same author

Clinical Performance of International and Korean Genetic Testing Criteria for Hereditary Breast Cancer: A Large-Scale Cohort Analysis of 2,188 Individuals.

Journal of breast cancer·2026

Same author

First-principles calculations reveal precursor-dependent reaction mechanisms in ZrO<sub>2</sub> atomic layer deposition.

Scientific reports·2026

Same author

The cylindrical devices with tunable positive, infinite, and negative capacitance for dynamic random access memory.

Nature communications·2026

Same author

Divergent clonal evolution and tumor microenvironment remodeling shape gastric cancer peritoneal metastasis.

Communications biology·2026

Same journal

Unraveling the synergy of core doping and the motif shell in atomically precise PtAg nanoclusters for CF<sub>3</sub>-ketone alkynylation.

Nanoscale·2026

Same journal

A dual-functional heavy-metal-free quantum dot/TiO<sub>2</sub> hybrid system for simultaneous pollutant degradation and green hydrogen production.

Nanoscale·2026

Same journal

Rational design of spherical NiCoB@rGO nanocomposites for efficient electrochemical energy storage.

Nanoscale·2026

Same journal

Ligand-controlled engineering of Cu-H active sites on Cu<sub>25</sub> hydride nanoclusters for efficient CO<sub>2</sub> electroreduction.

Nanoscale·2026

Same journal

Isostructural Co/Ni-containing banana-shaped polyoxometalates for visible-light-driven hydrogen production.

Nanoscale·2026

Same journal

Exploring gefitinib to enhance endocytosis of antibodies and nucleic acid aptamers targeting EGFR in glioblastoma.

Nanoscale·2026

See all related articles

Search research articles

Related Experiment Video

Updated: Mar 28, 2026

A Fabrication and Measurement Method for a Flexible Ferroelectric Element Based on Van Der Waals Heteroepitaxy

A Fabrication and Measurement Method for a Flexible Ferroelectric Element Based on Van Der Waals Heteroepitaxy

Published on: April 8, 2018

Multi-floor cascading ferroelectric nanostructures: multiple data writing-based multi-level non-volatile memory

Seung Hyun¹, Owoong Kwon², Bom-Yi Lee¹

¹National Creative Research Initiative Center for Smart Block Copolymer Self-Assembly, Department of Chemical Engineering, Pohang University of Science and Technology (POSTECH), Pohang, Gyungbuk 790-784, Republic of Korea. jkkim@postech.ac.kr.

|December 24, 2015

Summary

This summary is machine-generated.

This study introduces a novel 3D ferroelectric nanostructure for multi-level non-volatile memory. This new design enables faster data writing and storage of more data bits per memory cell.

More Related Videos

Multiscale Structures Aggregated by Imprinted Nanofibers for Functional Surfaces

Multiscale Structures Aggregated by Imprinted Nanofibers for Functional Surfaces

Published on: September 11, 2018

In Situ Transmission Electron Microscopy with Biasing and Fabrication of Asymmetric Crossbars Based on Mixed-Phased a-VOx

In Situ Transmission Electron Microscopy with Biasing and Fabrication of Asymmetric Crossbars Based on Mixed-Phased a-VOx

Published on: May 13, 2020

Related Experiment Videos

Last Updated: Mar 28, 2026

A Fabrication and Measurement Method for a Flexible Ferroelectric Element Based on Van Der Waals Heteroepitaxy

A Fabrication and Measurement Method for a Flexible Ferroelectric Element Based on Van Der Waals Heteroepitaxy

Published on: April 8, 2018

Multiscale Structures Aggregated by Imprinted Nanofibers for Functional Surfaces

Multiscale Structures Aggregated by Imprinted Nanofibers for Functional Surfaces

Published on: September 11, 2018

In Situ Transmission Electron Microscopy with Biasing and Fabrication of Asymmetric Crossbars Based on Mixed-Phased a-VOx

In Situ Transmission Electron Microscopy with Biasing and Fabrication of Asymmetric Crossbars Based on Mixed-Phased a-VOx

Published on: May 13, 2020

Area of Science:

Materials Science
Electrical Engineering
Nanotechnology

Background:

Multi-level non-volatile memory is crucial for next-generation devices requiring high data storage capacity.
Existing memory technologies face limitations in cell size and data access speed, hindering large-scale data bit storage.

Purpose of the Study:

To develop a novel memory cell capable of storing multiple data bits per cell with fast access.
To overcome the limitations of macroscale cell size and slow single data writing in previous memory devices.

Main Methods:

Fabrication of a three-dimensional multi-floor cascading polymeric ferroelectric nanostructure.
Demonstration of individual cell operation with distinct piezoresponse characteristics for each floor.
Investigation of inter-floor piezoresponse modulation via applied bias voltage.

Main Results:

The novel nanostructure successfully operates as an individual memory cell.
Each floor exhibits independent piezoresponse, which can be modulated by bias applied to other floors.
Simultaneous data bits written to different floors within a single cell can be identified.

Conclusions:

The developed 3D ferroelectric nanostructure enables multi-level memory through a multiple data writing process.
This technology offers a pathway to significantly increase data storage density and access speed in non-volatile memory devices.