Related Experiment Video
Updated: Mar 7, 2026

Flow-assisted Dielectrophoresis: A Low Cost Method for the Fabrication of High Performance Solution-processable Nanowire Devices
Published on: December 7, 2017
An air gap moderates the performance of nanowire array transistors
Tong Yang1, Jeremy S Mehta2, Jeffrey M Mativetsky1,2
1Materials Science and Engineering, Binghamton University, Binghamton, NY 13902, United States of America.
An air gap in solution-processed nanowire transistors is unexpectedly large, significantly impacting performance. Minimizing this gap and accounting for it are crucial for accurate electrical analysis of flexible electronics.
Area of Science:
- Materials Science
- Nanotechnology
- Electronics
Background:
- Solution-processed nanowires offer a pathway to low-cost, flexible electronic devices.
- Stacking of nanowires during solution deposition creates an air gap between the substrate and the active material.
Purpose of the Study:
- To quantify the air gap thickness in organic semiconductor nanowire transistors.
- To investigate the impact of the air gap on transistor performance and electrical characterization.
Main Methods:
- Confocal Raman spectroscopy was employed to measure the air gap thickness.
- Electrical performance metrics, including charge carrier mobility and on-off current ratio, were analyzed.
Main Results:
- The air gap was found to be significantly larger than the nanowire diameter (at least three times).
- The air gap acts as an additional dielectric layer, reducing charge carrier accumulation.
- Ignoring the air gap leads to overestimated carrier accumulation and underestimated mobility, with corrections exceeding an order of magnitude.
Conclusions:
- Minimizing the air gap is essential for optimizing transistor performance.
- Accurate electrical characterization of stacked nanowire transistors requires accounting for the air gap.
- Findings are relevant for various one-dimensional materials, including nanowires and carbon nanotubes.
Related Concept Videos
Biasing of Metal-Semiconductor Junctions
In Schottky junctions, where the semiconductor is n-type, applying a positive voltage to the metal relative to the semiconductor reduces its Fermi...
Biasing of FET
In an N-channel JFET, the structure consists of N-type material forming the channel on a P-type substrate, with the...
Biasing of P-N Junction
In equilibrium, no external voltage is applied across the p-n junction. The depletion region is formed at the junction interface due to the diffusion of carriers, which leaves behind charged dopants, acceptors on the p-side, and donors on the n-side. These immobile charges create an electric field that prevents further diffusion of carriers. The related energy band...
Characteristics of MOSFET
Various vital parameters influence their functionality, which is crucial for theory and electronics applications. First, channel dimensions, precisely length, and width, are pivotal. The size of these channels affects the transistor's ability to carry current and switching speeds; shorter channels typically enable...
MOSFET: Enhancement Mode
In their basic form, enhancement-mode MOSFETs are typically non-conductive when the gate-source voltage (Vgs) is zero. This default 'off' state means no...
Metal-Semiconductor Junctions
Schottky Barriers
Schottky barriers arise when a metal with a work function (Φm) contacts a semiconductor with a different work function (Φs). Initially, electrons transfer until the Fermi levels of the metal and semiconductor align at equilibrium. For instance, if Φm > Φs, the semiconductor Fermi level is higher than the metal's before contact. The...

