Vojtěch Michálek1, Ivan Procházka1
1Czech Technical University in Prague, Břehová 7, 115 19 Prague, Czech Republic.
You might also read
Articles linked to this work by shared authors, journal, and citation graph.
This study presents a low jitter, programmable phase-locked loop (PLL) designed for high-precision timing. Its low phase temperature coefficient and subpicosecond precision make it ideal for demanding applications like event timers.
Area of Science:
Background:
Purpose of the Study:
Main Methods:
Main Results:
Conclusions: