Related Experiment Video
Updated: Feb 28, 2026

Ambient Method for the Production of an Ionically Gated Carbon Nanotube Common Cathode in Tandem Organic Solar Cells
Published on: November 5, 2014
Light-Triggered Ternary Device and Inverter Based on Heterojunction of van der Waals Materials
Jaewoo Shim1,2, Seo-Hyeon Jo1,2, Minwoo Kim1,2
1School of Electronic and Electrical Engineering and §SKKU Advanced Institute of Nanotechnology (SAINT), Sungkyunkwan University , Suwon 440-746, Korea.
Abstract:
Multivalued logic (MVL) devices/circuits have received considerable attention because the binary logic used in current Si complementary metal-oxide-semiconductor (CMOS) technology cannot handle the predicted information throughputs and energy demands of the future. To realize MVL, the conventional transistor platform needs to be redesigned to have two or more distinctive threshold voltages (VTHs). Here, we report a finding: the photoinduced drain current in graphene/WSe2 heterojunction transistors unusually decreases with increasing gate voltage under illumination, which we refer to as the light-induced negative differential transconductance (L-NDT) phenomenon. We also prove that such L-NDT phenomenon in specific bias ranges originates from a variable potential barrier at a graphene/WSe2 junction due to a gate-controllable graphene electrode. This finding allows us to conceive graphene/WSe2-based MVL logic circuits by using the ID-VG characteristics with two distinctive VTHs. Based on this finding, we further demonstrate a light-triggered ternary inverter circuit with three stable logical states (ΔVout of each state <0.05 V). Our study offers the pathway to substantialize MVL systems.
More Related Videos
11:26Integrating a Triplet-triplet Annihilation Up-conversion System to Enhance Dye-sensitized Solar Cell Response to Sub-bandgap Light
Published on: September 12, 2014
14:16Fabrication of Schottky Diodes on Zn-polar BeMgZnO/ZnO Heterostructure Grown by Plasma-assisted Molecular Beam Epitaxy
Published on: October 23, 2018
Related Concept Videos
P-N junction
Schottky Barrier Diode
Biasing of P-N Junction
In equilibrium, no external voltage is applied across the p-n junction. The depletion region is formed at the junction interface due to the diffusion of carriers, which leaves behind charged dopants, acceptors on the p-side, and donors on the n-side. These immobile charges create an electric field that prevents further diffusion of carriers. The related energy band...
Metal-Semiconductor Junctions
Schottky Barriers
Schottky barriers arise when a metal with a work function (Φm) contacts a semiconductor with a different work function (Φs). Initially, electrons transfer until the Fermi levels of the metal and semiconductor align at equilibrium. For instance, if Φm > Φs, the semiconductor Fermi level is higher than the metal's before contact. The...
Biasing of Metal-Semiconductor Junctions
In Schottky junctions, where the semiconductor is n-type, applying a positive voltage to the metal relative to the semiconductor reduces its Fermi...
Bipolar Junction Transistor